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An Introduction to Timekeeping 
In the story by J. R. R. Toelkin, The Hobbit, Bilbo Biggins was 
given a riddle to decide his very existence. 
This thing all things devours: 
Birds, beasts, trees, flowers; 
Gncws iron, bites steel; 
G�inds hard stones to meal; 
Slays king, ruins town; 
And beats high mountain down. 
1 
Because of the gravity of the situation, Bilbo needed a consider­
able period to ponder the riddle. So Bilbo squealeda 
11Time ! Time." 
��ich by pure luck was the answer. 
Time and its measurement has interested man since the beginning 
of time. The earliest time measuring devices were sundials and water 
clocks. The clepsydra, a water clock linked to a gearing system was 
the object of a considerable amount of man's ingenuity during the 
first nnllennium A.O. A notable example was a clepsydra given to 
Charlemagne by the King of Persia in 807.2 This time piece not only 
had a diul but rang the hour. 
In the thirteenth century mechanical escapement clocks began to 
appear. Time was kept on these early clocks by a foliot or cross 
bar which oscillated in a horizontal pl3ne. In 1656 Christian Huy­
gens adopted the vertical pendulum of Galileo which is still used in 
3 many long case and wall clocks today. The introduction of the 
mainspring and balance wheel, along with the myriad materials and 
2 
compensation improvements, have created highly accurate and reliable 
time pieces. 
Clocks with complex gearing systems indicating more than just 
time have been created since the fourteenth century. In 1364 
Giovanni De'Dondi completed an astronomical clock that gave the 
positions of the sun, moon, and planets. This clock also displayed 
calendar and zodialogical information along with the dates of fluc­
tuating religious days. Leonardo da Vinci, in the decade after 
1489, made many drawings of the gearing systems of De'Dondi's clock. 
These drawings still survive.4 
Another type of clock which was developed during this time was 
the hour strike and alarm clock. The alarm clock first appeared at 
the end of the fourteenth century and had a pin placed in the "hour" 
wheel-gear to select the alarm time. This type of clock achiavcd 
wide acceptance in monasteries throughout Euror-e to announce relig­
ious and monastic functions throughout the day and night. 
Mechanical decision making logic, like that in the early alarm 
clocks, changed little in the next few centuiies while m,3n's inge­
nuity was devoted to making time pieces more accurate, reliable and 
attractive" In contrast to the astronomers and clock makers, the 
mathematicians began to show interest in mechanical logic machines. 
vn1il the abacus dates before 450 B.c.,5 little work was done 
in developing mechanical calculators until Blaise Pascal designed 
in 1642 a mechanical computer that performed addition and subtrac-
t. 6 10n This device was not a computer in the modern sense, but 
rather a geared adding machine. It took another eighty years and 
the genius of Charles Babbage to develop the first computer. 
In 1822 Babbage completed his "Difference Engine" that was 
used in calculation of polynomials.7 With the success of this 
machine he proposed a "Difference Engine" accurate to twenty places 
rather than the six places of the earlier m�chine. Due to the lack 
of precise machine shop equipment the second noifference Engine tt 
was never c�mpleted . In 1834 Babbage, proposed an "Analytical 
Engine." This machine was a programmable computer that contained 
a central orocessing unit or "mill." It also contained a memory 
system called a "store" which would have had the capability of 
fifty digit accuracy . Due to technical limitations of the time, 
the project was never attempted. Many refinements in mechanical 
computational devices followed, but it was not until the 1930's 
that serious work on producing an electrical computer was begun. 
In 1943 the Harvard Mark I, an electromechanical ma·chine was corn­
pleted. 8 To increase speed a purely electronic machine using 
vacuum tubes called ENIAC was put into use in 1946. The stored 
program computer envisioned by Dr. John von Neumann was completed 
in 1952.9 Since that time there has been a constant increase in 
the size and speed of computers. The advances in solid state tech­
nology have caused a rapid evolution from vacuum tubes to transis­
tors to integrated circuits. 
The introduction of  large scale integrated circuitry made it 
possible to incorporate an entire calcultltor on four to eight chips 
3 
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and later one chip. Busicom, a Japanese manufacturing company, con­
tracted Intel to produce integrated circuit chips for a programmable 
calculator. The original eleven chip design was reduced to three 
by Ted Hoff, who had previously worked on th0 classical 1103 memory 
chip.IO The three chips were known in 1971 as the 4004 central 
processing unit and two memory chips. At about the same time Intel, 
in conjunction with Datapoint and Viatron, developed a ver r simple 
eight bit computer on a chip.1 1  The_chip that was developed was 
only one tenth as fast as that needed by Datapoint so Datapoint 
impl�mented their product in random logic. Viatro� had encountered 
serious financial and management problems and decla�ed bankruptcy. 
Intel, having lost its two major customers, marketed the eight bit 
1 . ·t th 8008 . · 1972 12 og1c uni as e microprocessor in • In the following 
four years every major semiconductor manufacturer produced a competi­
tive family of microprocessors. The m·croprocessor has truly be­
come a cornerstone in electronic design. 
While the areas of time keeping and comput9rs have been some­
what independent, there have been exceptions. The commercial time 
recording clocks have for many years been used to ring bells in 
schools and factories. An example of this type of  system is the 
simplex control clock designed by International Business Machines 
in 1949.13 This type of clock relies on electromechanical logic. 
With the introduction of low cost digital logic and microprocessors, 
the designer has been given the opportunity to develop realtime 
control sy�tems and sophisticated digitol clocks. 
The first atte pt at this project finition was to develop a 
digital clock and some type of electronic storage and decision mak­
ing syste that would perfom the functions of the Simplex system. 
Many approaches were considered and rejected before the complete 
system was defined. It was finally decided to have a digital clock 
connected to a microcomputer system that would compare the time to 
5 
a table of times and commands in a table in read only memory. The 
computer would send commands to a series of circuits that would 
finally perfonn a variety of tasks. Features included which perfonn 
additional tasks to the simplex system include a calendar, intru­
sion alam, westminster chime system and a programmable cycle indica­
tor. An important aspect of this project was the area of modularity 
and system layout. Several years ago the author was fortunate to 
have worked on the construction of a bowling score calculator to 
assist blind bowlers. This was a master's project designed by Gary 
Wilhelm.14 Problems were encountered in construction that were not 
unlike those of Charles Babbage and the "Analytical Engine."15 
The genius of design was too technically intensive for the materials 
at the time. Significant improvements have been made since that 
time in the area of prototype components. Now it would be much 
e sier to implement the bowling computer by utilizing modular con­
struction. The experience gained from the bowling computer illustra­
ted that successful completion of a complex clock would require 
breaking up functions into modules. 
By distributing the system on a number of small boards each 
having an independent task, errors in design and construction can 
by located easily and corrected. Except for the power supply 
individual boards can be checked without other boards placed in 
6 
the system. Sequential circuitry is avoided wherever possible to 
speed system diagnostics and improve noise immunity. Another advan­
tage of modular systems is the flexibility of the finished product. 
With a minimal set of modules a system can be configured in many 
ways by using different combinations of modules. Another aspect of 
flexibility is the opportunity of system expansion if the need 
arises. 
To demonstrate this modular concept, a number of responding 
output boards were created. These boards incorporate a variety of 
functions, design concepts, and device technologies to demonstrate 
the versatility of the system. 
Another factor that affected the overall design of the clock 
was the fact that it was to be primarily a demonstration prototype. 
This had the effect of making the design somewhat conservative at 
the expense of cost of optimization. Tnese factors also added a 
number of con�rols and indicators that would not be needed in pro­
duction models. The designs were achieved using over 150 integrated 
c ircuits t 500 miscellaneous components, 4100 interconn9ctions, and 
two year's work. 
The d�tailed discussion covering the clock system and_the indivi­
dual modules that follows will assume a knowledge of electronics 
and digital logic on the part of the reader. If tutorial information 
7 
is needed, the works of Lancaster and Wicks listed in the referen­
ces should be consulted. Conventions maintained to improve 
schematic legibility will be the omission of power and ground lines, 
decoupllng capaciters, and data code tables from the schematics. 
The data coGe tables are isted in the appendix for reference. 
Because of the vast nature of this project, it would be impossible 
to �e both complete and concise enough to s1t;sfy all readers. 
Much of the background information, component specifications, and 
software documentation i s  referenced in the footnotes. 
CHAPTER II 
Timing and Decision Sections of the Project 
A. Introduction 
Program.mable time pieces from alarm clocks to sophisticated 
real time control systems can be analyzed in four parts; the time 
keeper, the decision maker, the responding device, and the power 
source, as shown in Figure 1. In a simple wind up alann clock the 
time keeper contains a spring and balance wheel that oscillates at 
uniform frequency, and an escapement·and gear system that yields 
the minutes and hours. The decision maker is a cam action device 
8 
that decides if the time is equal to the alarm setting. The respond­
ing device in an alarm clock is the bell, and the power source is 
the main spring. While the previous discussion may s�em overly 
elementary, it is well to keep this simple model in mind when examin­
ing the microprocessor clock system as shown in Figures 2 and 3. 
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B. Timing Section 
As can be seen in Figure 2 the time keeping section of the 
microprocessor clock has three major sections; the overflow, timing, 
and the display board. The task of the overflow board is to provide 
a time reference for the timing board and division circuitry for the 
day of the week. The timing board divides the time reference fre­
quency into seconds, minutes, and hours. The timing board has 
three major outputs; a twenty-four h9ur mode only port for the com­
puter, a switch selectible twelve or twenty-four hour mode port for 
the display, and a twelve hour mode only poTt for the Westmir.ster 
board. The timing board also provides an am/pm and tw special 
purpose outputs supported by an on-board read only memory. The dis­
play board simply receives the binary coded decimal (BCD) informa­
tion from the timing and overflow boards and displays it in an under­
standable format. The reader is reminded to refer to the block 
diagram Figure 2 and the individual board schematics when reading 
the following discussion of the time keeping section. 
The main task of the overflow board is to provide a sixty hertz 
time refer nee signal to the timing board as shown in Figure 4. 
Thi� task is accomplished by two methods. First, under normal cir­
cumstar,ces the time reference signal is produced by moni taring the 
sixty hertz line frequency. This method was selected because of 
the long tenn accuracy of utility frequency. During power outages 
the time reference is derived from a crystal oscillator circuit. 
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reader should follow through the logic starting from the 6 . 3  volt 
a . c. input . The passive components and optical coupler change the 
sine wave into transistor-transistor logic (TTL) compatible (zero 
and five volts) square wave of sixty hertz. Under normal conditions 
the square wave constantly retriggers the 74123 monostable multi­
vibrator keeping the Q output high. The monostable output is used 
as both a data select control and set line for the power outage 
flip-flop. During a power outage the monostable output goes low, 
the power outage flip-flop is set, and the one bit data selector 
(the quad, two input arrangement of integrated circuit B (I . C. B. )) 
is switched from the line frequency source to the crystal controlled 
source. When the power outage ends, the monostable output goes 
high and the data selector switches back to the line frequency . The 
power cutage flip-flop remains in a set condition until ·t is manu­
ally reset thus giving an indication to an observer that there has 
been a power outage . The crystal controlled source mentioned earlier 
produces an 8 . 4  mega hertz signal which is divided by four decades 
to 840 cycles per second or fourteen times the desired frequency of 
sixty hertz. Using a 7400 wired in a divide by seven circuit and a 
divide by two flip-flop circuit yields the desired sixty hertz. The 
output (pin six of integrated circuit B), mentioned earlier, drives 
an optical coupler used as a TTL to metal oxide semiconductor (MOS) 
level shifter . The �OS voltage levels in this applicatio� are -10 
and +5 volts. As can be seen by the schematic, the level shifter 
can also be switched from the sixty hertz data selector to the 
327581 
SOUTH DAKOTA STATE UNIVERSITY LIBRARY 
14 
840 hertz point in the crysta l circuit to drive the time keeping 
system at fourteen times the normal speed for diagnostic and demon­
stration purposes. 
Another function performed by the overflow board is the day 
counter. The day counter is a divide by seven counter than can be 
either advanced by a debounced update switch or the computer day 
update command strobe. It is important to note that the output of 
the 7490 divide by seven circuit is not a uni form count 0-6 or 
1-1. 16 The nonconsecutive four bit output code is listed in the 
appendix. It was discovered that the output o f  Qc was a logic one, 
two consecutive states out of  the seven states. These states were 
de fined as Saturday and Sunday respectively. This bit is a lso used 
for the weekday/weekend flag for the day 's  code. The fol lowing 
five states were defined as Monday through Friday respe ctively and 
decoded by the display board. A third function that ha s been placed 
on this b0ard is the display enable switch. This switch when 
pressed will de fault the display disable circuitry during power 
outages and make the displays momentarily re adable. I t  should be 
remembered that all major logic circuits (except certain displays 
and output circuits) have a battery protected power supply. A more 
deta iled discussion of the display disable and a c tivate circuitry 
wi ll be given in the power source section of this work. 
The timing board receives the time refe rence signal from the 
overflow board and uses a Nationa l semiconductor 5313 clock chip to 
generate the seconds, minutes, and hours as shown in Figure 5. The 
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clock chip uses divid€ circuits to change the sixty hertz signal 
into time information . 17 One problem encountered in u s ing a mono­
lithic clock chip was that outputs for the various time digits are 
multiplexed th1·ough the same set of chip outputs to reduce pin 
count . This necessitated a series of l atches t �  provide a steady 
output of all o f  the digits. Other connections made to the clock 
chip include switches for fast, slow, and hold for time setting and 
programming pins 13 and 14 for twenty-four hour output and s ixty 
hertz input .  The outputs of the seconds and t0n seconds are sent 
16 
to the display board by way of the second s plug and are u&ed for no 
other purpose . The minute and ten minute outputs arc sent to both 
the display and central proces sing board plug . Since the t0n minute 
digit never is larger than five, the most significant bit i s  a lways 
zero and is not sent off the board. This unu$ed J. ine is used on the 
CPU plug to route the ten minute update strobe from the CPU to the 
back plane, and no connection is made to the ci rcuitry on this 
>Oard . The three bits of the ten minute digit a e a l so made avail­
able for connection to the Westminster board to te ll the board 
wh ich pert o f  the hour it is. 
The hours and ten hours circuitry is more complicated. The ten 
hour s like the ten minute latch, does not need all f our outputs 
since two is the highest number displayed only the two l ea st _ ignifi­
cant liries are needed . The central processing unit boa1� requires 
twenty four hour format code, so the six lines for hours and tens 
of hours are obtained directly from latr · •9d outputs . The switch 
selectable twelve or twenty- four hour fonnat requires a novel cir­
cuit approach. First the two digit BCD code is changed into the 
binary equivalent of the two digits using a 74 184 read only memory 
code converter. This binary code is fed into an 8223 read only 
memory, programmed to output the BCD code for the hours in twelve 
hour format. Five of the eight output bits are used to generate 
the twelve hour code. The remaining three bits are used for: one,  
an am/pm flag; two, a coffee break light that is on at ten, two, 
and four; and three, a lunch light that is on between twelve noon 
and one o clock . The lights, amusingly programmed for this demon­
stration unit, can be programmed to indicate any number of specific 
hours that would be desired. The twelve hour code from the read 
only memory is supplied to a five bit data selector network. The 
data selec tor is a lso supplied with the twenty four hour fonnat code. 
The five bit data selector network is comprised of a 74157 
four bit data selector and a one bit data selector made out of a 
quad two input nand gate arrangement ( I .c .c .  in Figure 5 ) .  The five 
bit data select network is controlled by a switch which has the 
ef fect of selecting twelve or twenty four format for the display . 
The output lines of the data selector are connected to the display 
plug along with the least significant bit of the hours digit . This 
l east significant bit does not change with an hour fonnat change 
and need not be sent through the data select network. 
Another type of hour output was created for the possible use 
with hour strike circuitry where twelve hour only format would be used. 
18 
This output was obtained by connect ing lines to the twelve hour code 
generator ROM a nd to the Westminster plug. The timing board thus 
ha s three fonnats of hour output; twenty four hour only, twelve 
hour only a nd s el ectible.  
The day code bus a l so passes �hrough this board from the day 
plug to the back plane. The weekend flag is inverted to g ive both 
the weekend and weekday flag to the CPU plug for use by the micro­
proces sor . A compl ete list of plug �nd cable codes can be found in  
the appendix. 
The display board receives the binary coded decimal  information 
of the time, the f l ag  lines of power outage , am and pm, and a l so 
receives the day code as shown in Figure 6. The display board de­
codes this information and displ ays it in a readable format. The 
time d i splay is a standard corrroon anode arrangement u sing 7447 
decoder driver chip . Where certain l ogic l ines are uniformally  low, 
a s in the case o f  the tens of seconds , minutes, and hours , they have 
been tied l ow. The a .m .  (red) colon , p . m . ( yellow) colon, and 
power outage light are active l ow .  The day  displ ay make s u se of a 
74154 four to sixteen line decoder where a certain output line goes 
l ow for ea ch input code on the four input l ine s .  The day code for 
Sund 3y to Saturday is 5 ,  9 ,  O ,  1 , 2 ) 3 ,  4 .  By connecting the row 
of day l ights to the proper outputs on the four to sixteen decoder, 
the day of  the week  can be properly d i splayed . 
The t i me keeping section just d i scu s sed ful fil ls the s�me task 
that the spring and ba l ance wheel  and gears d ial do in a simpl e  
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al arm clock. 
c .  Decision Section 
The decision making se ction as in an alarm c lock , has to answer 
the quest ion:  Is there anything to be  done at this time? The 
fol lowing section wil l dis cuss  a method of  implamenting a decision 
maker using advanced digi tal l ogi c .  
The decisi on mak ing sect ion compare s the actual time and d ay to 
a set of  predetermined days and times . I f  the d ay and times match 
it gives the appropriate start corrmand to a predetennined section. 
While this cou ld be performed by random or nonprogrammable l ogic, it 
was decided to e xplore the possib i l ity o f  us ing programmable logic 
in the fonn o f  a microprocessor .  
The concept o f  us ing progra�mable l ogic for control systems is 
not new .  M .  V .  Wil kes in 1 951  conceived _ o f  an orderly approach to 
designing the control section of  u d igital computer using a read 
only memory and arithmeti c  unit. 18  With the advent of  large scale 
integrated circui try , it was poss ib le  to inc orporate the e ntire 
arithmetic unit and control circuitry into a sing le  chip or mi cro­
proce ssor as previous ly  ment ioned. 
There are numero 1s advantages in using a microproce ssor in a 
system cortrol ler .  First, the component count can be signi f icantly 
reduced whi ch in turn reduc0s the n umber of inte rconnects. Second, 
and more important, the programmabi lity redu ces the redesign costs 
for both correction o f  original des ign errors and performance modi­
fications neeaed by n � product a. p icat ions . In  one sense , the 
21 
clock system required a certa in level of prograwmability for the 
spec i fic a l ann times. The reasons mentioned ,  along with the many 
subtle  advantages associated with m icroprocessors, made the micro­
processor based system controller the only logical choice. Micro­
processors , of  course, are not without their problems. For many 
designers not acqua inted with computer software , the problems of 
creating the process algorithms and translat ing them i nto machine 
language commands, can at f irst seem insurmountable.  It is the 
author ' s  opinion that the only effective way to become acqua inted 
with microprocessors and their software is to study systems and 
programs already in existence. There are many sources o f  materials 
on existing microcomputer systems. The periodicals listed in the 
appendix, microprocessor vendors , and companies merchandising persona l 
computing systems have a wealth of va luable infonnation. 
The s peci fic control system for the clock system was developed 
after studyi ng four di fferent microcomputers for a period of a year. 
The decision mak ing system that evolved was in fluenced greatly by 
the . artin  Re search Microcomputer  Design Book. 19 This book covers 
primarily Intel microprocessors, but should be considered a necessity 
and a fundamental primer on microcomputer hardware. 
The task o f  designing the decision making section can be divided 
into two major sections : ha rdware and software. While the two sec­
tions a re h ighly i nterre lated the bulk of the software programming 
will be d iscussed after the hardware has been covered. The hardware 
can be further divided into two sections : the ma in computer and 
the input-output circuitry. Figures 7 and 8 illustrate the input­
output circuitry (top half of drawing) and the main computer 
( bottom half of drawing) .  
22 
The main computer is noteworthy because of its minimal configura­
tion of  only two MOS integrated circuits and seven TTL integrated cir­
cuits . Another interesting feature of thi s  de sign is the absence of  
any random access ( RAM) memory . The program requirements for random 
access  memory are handled by the microproces sor ' s  registers. This  
has the effect of eliminating not only the RAM chips but also some 
decoding circuitry . 
The main computer, although small i . 1  componPnt count, would 
require several hundred pages docurnentnti�n to ful ly describe a ll 
timing diagrams, circuit parameters, and the intricac ies of  the 
software. No attempt will be made to repeat backgrouoci ma terial 
presented in the Intel and Martin research publications mentioned . 
The discus sion that follows is a brief overview of the main computer 
and its functions. 
The heart of the microcomputer is an Intel 8008 eight bit micro­
processor . The microproces sor perfonns arithm0tic and logical opera­
tions, controls the data flow in the system, and controls the input­
output circuitry . Because of the pin ncmber l imitation at the time 
o f development o f  the 8008, the eight data pins are used for multiple 
functions in a time multiplexed format . 20 To retain this multiplexed 
data external latches controlled by state decoding circuitry were 




e,o.c.o. o.o.o. o. 
WI', ·�-· "" "';"' ' I I I ttlD'f aoo• 
'"' '"' 
;p. 
, .. . ,,... 
Q)i 




1 1 1 
1G MIN •5. �'4 
rt... 
YIUOW 
mn t , L 1 , • I I • OH3 I Ecr,�;��r ! l I l I ou2 
Oft 
sri 
C PU BOA R D  ., 
F IGURE 7 
•�o + 4CIIO MOS IUFffl 
,GND 
(\.) w 
r · · · -� - - - - - , ____ ...,. _________ _______ .. ____ .. .-- ·--:. ............. 
I 
I 
I o-,,_p.E.W • I I �' " ".1'.! I 
1 �;.1 ·: 
�n l l �N1 W!l l l'l'O't/ eM 
I
I
:�•: l >'n  •� i 









I 1• i , ,  . . . .,; fil ' .. .. 





•••••••••• • • •• u • •- • ••••••••...J 
Lcc.oH P.Eo1sH11 ••••• J 
r-------·········· -, 
I CC2 ,r--71 . .P.� T 1 
I� 
L� ,. - - _-::-:.:··--·-··-·-
I 1101 
- • - - - , 
I ll._!r 
I 















r ··_-_. ::·: : : �·: L _ _  










L 0Ul'U1' 0111'LAV .J, ,.  
I 
_ _  ,.. _ _ _ _ _ _ _ _  . _ _ _ J 
r Bl�..;�1: 14 � 1 i �'· � .;  1 1,;i . �:.1: 1  
1 1 1  • II O l tJ  • •  • .!µ ; 
I :L! .. I CC, : � vi ! ! 001 �I� :
I !.L. • ! I 
I I I . •. •  : 
I I 0 1  1 0  � T5 • 
I � u O , ,fioii I I t I I ·  . .... - , 1 fl , ,,w41T • 
I ooo ·
--· : 
I I L""" ot.:00, ... . . . . . .  J 
r - - - - - - - - ,  
: �"'.,. : 
I 
,.. I 
I {!'.Qt_• ••1•11 I 
I ... I 
I . ' " I 
L _ _ _ _ _ _ _ _  J 
!I =-' 
ru_ lli!L-
OL Ut:Gl!HII •-•• ••• 
r i nrn � : 
l�M I : 





L - - - - - - - - - • - - -'  
r • • - • •  ...... - - - - - - • • • • • •- • · •  .. - - · · .  - - - -- - ·  - - .. .... ..  - " 
: -I� : I r.;· .. 7 .. � : 
: l I I I 6---lo:�Gl-➔ I I I I I I r--++--l-� I 
I ,, �-:-:, .. ,, u  : 
I I I I I 
._, _ _:.I"'�.._ • .., 
' I TWO• i"HAH t I Q.OC� GIN[IIATOII 
! I u... I I I .......... ..... _ · - -- - - - -- · -· ·- - - .. ----- .... .. - - . ---- � 
9009 �  
lloc'< D� 
.=.�� {-- :: 









$YfiH� 11 ol 
•�11 t1,u"1 
•t:11101' 
Of�J lt\4-0 "1 
o, 4 INTfl u ...--0 "1  
OATA J o, o-.- I IOllt u O l•N; 
M l �
o-o
- : ::g:: ::1 IIATI 
P1 0--- I \l l1 r 
D\f 0--,... t 10, ---0 y� 
J 
UtitU M0 1 
l!Vfl NO I 
1, t ..iH IIIO I  
l.f Vf.l. MJ J 
UYI L Ml  1 
•tliWU >$ 
I I A(IC 
CPU BOARD -DETAIL 
FIGURE 8 
f lOM : MARTIN HSIAICH 











events during an instruction cycle must be observed . First, the 
address i. memory where the ne · instruction is stored , must be 
25 
-sent from the program counter in the microprocessor to the memory 
array. This is accomplished by first sending out through the data 
lines the least significant eight bits o f  the memory address .  This  
infonnation is temporarily stored or latched in  the DL register 
which is clocked during state one. This information remains in the 
DL register until state one o f  the n�xt instruction cycle . During 
state two of an  instruction cycle, the most significant six bits of 
the memory address and two cycle code bits are latched in the CC-DH 
registex as  seen in Figure 9 .  Because thi s sy�tem ha s only 256 
bytes o f  memory, the most significant six bits of the memory refer­
ence addre s s  are always zero, they are net used .  i he cycle codo 
bits  tel l the type of instruction and part o f  the instruction in 
multicycle instructions. The cycle  code information con trols some 
of the decode circuitry that in turn controls input-output circuitry 
During the third state the read only memory is enabled , and the con­
tents of the me mory address l atches are placed on the data bus. 
The mi c ocomputer reads the data from the memory and either stores 
the informat ion or decodes the data into a machine instruction 
d epending on past cycles and instructions. The decod i ng o f  data into 
an instruction is known as  a n  instruction fetch opera tion.  This type 
o f  cyc l e  comprises the maj ority of machine cycl es and is lways the 
first cycle o f  a multi cycle instruction .  





this system are the input and output instructions. In an output 
operation the first cycle fetches the instruction from nemory and 
decodes the instructions. Part of the instruction code contains the 
devi ce or part number that is  used to route the data to its de stina­
tion. The second cycle of an output operation is used to output 
the actua l data. During state one of the second cycle the micro­
proces sor outputs the actual data, instead o f  the next address, to 
the data bus and is latched by the DL register. During state two of  
an output operation the contents of the microproce s sor instruction 
regi ster (containing the output instruction and port des ignation) 
are placed on the data bus and latched by the CC-DH register. 
An input operation on the first cycle fetches the instruction 
in the manner previously de scribed . During the second cyc le  the 
contents of  the a ccumulator and ins�ruction register are placed on 
the data bus at states one and two respectively. During state three 
of  the second cycle the microproces sor reads the data bus and inputs 
the actua l data from the device denoted in the input instruction. 
While thi s  i s  just a brief overview of  the data f low i� the main 
computer circuit, the reader can obtain some idea of the complexity 
o f  circuit timing and state and cyc le  timing. 
Circuitry not previously mentioned in the main computer i s  also 
o f  importance. A combination of  five gates and a flip- flop are used 
to generate a two phase non-overlapping clock for the internal cir­
cu itry of  the microproce ssor. The reset circuitry i s  comprised o f  a 
flip- flop circuit that when the reset switch is  depressed the 
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flip-flop is preset. This causes both l atches to be cleared and 
the microprocessor to be interrupted . The re set switch has the 
e ffect of forcing the progra m counter in the microproces sor to zero. 
In the ori ginal de sign the two twenty-five micro-farad capacitors 
2 1  were not included between the microprocessor ready line and ground. � 
It was found because of switch bounce that a de l ay in n1icroproces sor 
response was nece ssary and the two capacitors e liminated the problem.  
These capacitors have no e f fect en the speed of  the microproce s sor 
except during a reset. The only system indicator for the main com­
puter section is a red stop light i ndicating the microp�ocessor in 
a ha lt condition . Th i s  happens when the system is initi a l ly supplied 
with power and when  the re set switch is depre s sed the iigh t goes  off. 
A monostable multivibrator wa s added to improve the duty cycle of 
the light and make it brighter duri ng a hal t  conditione 
The input-output circu i try re l ies  heavil y on the decod ing 
l ogic i n  the main  computer. The input control ler consi sts of a set 
of four line to one line data ce lcctors with three state outputs .  
The three state outpu s have the capacity o f  being in either a l ow 
or high logic leve l  in the a ctive mode and a high impedance state 
wh� n not enabled .  Thit.  ha s the e ffect of  disconnecting the input 
circuitry at all times excep · when needed . Lines from the CC-DH 
register controls which of t e four sets o f  lines the data selectors 
se lect . These lines in turn a re controlled by the input instruction 
that inc . udes  the input port The data se lectors are enabled during 
state th f the sP cond eye e of both input and output operations .  
In output operations the microproce ssor s imply ignores the data in 
the data bus, and the input circuitry has no effect on the genera l 
system. Only two of the four input ports are presently used, mak­
ing the system ea sily expandable. The ports have been w ired so 
that they are port z�ro for days and hours, port one for minutes, 
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and ports three and four not used . Because an 8008 input requires a 
logic one to be at lea st 3. 5 volts and many TTL logic outputs are 
not guaranteed to be over 2.4 volts in a logic one state, a set of 
eight 22k ohm pull up resistors were added, one on each data line, to 
have a s  f ficiently high voltage for a logic one voltage. 
There are two types of output ports in the output controller s  
a standard eight bit port referenced by an  output command and a 
single bit port actually referenced by an input instruction. For 
the eight bit output port the decoding circuitry wa s wired to yield 
an enable strobe for eight b it la tch when the CC-DH register indica­
ted output port ten. Two monostables to the port enable the strobe 
to give a delayed clear to the output latch . The o�tput code remains 
for about 100 m icro-seconds , and then resets to zero . Thi s  gives 
the effect of giving the appropriate line a short positive pulse , 
which the response boards are designed to accept. Another monostable 
and a green LED indi cator were viired to the reset circuit to indicate 
that the computer ha s issued an output on thi s  port. This indicator 
is used for con firming circuit perfom.�nce and diagnost ic work. 
The single bit output port is actually an enable strobe for 
input port three .  Used properly in the prog am so ftvare this input 
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port strobe can provide any outside system a one bit start strobe. 
The only additional circuitry that was added to complete this port 
was one monostable and a yellow LED indicator for diagnostic purpose s. 
The input command in this ca se fills the a ccumulator with one s ,  but 
since the accumulator is not used in this operat ion and is v:ritten 
over- following this operation , there is no disadvantages  in using 
this novel hardware approach. 
The designer that has control over both hardware and so ftware 
development has a gre at dea l  o f  freedom in system development . The 
de signer that is we ll acquainted with digital logic and new to micro­
processors and software will implement most o f  the design task in 
random logic and only the central decision making circuitry will 
involve the microproce ssor. This cautious a pproach is quite justi­
fiable in the beginning because there is a great  dea l to learn about 
even in a minimal microcomputer system. In following proj ects the 
designer will fulfill more and more tasks using so ftware and pro­
ce ssor support circuits 1--ather than random log i c .  The c lock system 
under discussion is an example of a first genera tion microp�oce s sor 
system with only the central decision ma king system a mi croprocessor 
oriented system. The program while somewhat simple  warrants d i s­
cussion . 
It wa s mentioned earlier that at this l eve l o f  hardware and 
so ftware it wa s impossible to tota lly separa te the hardware a nd 
so ftware d i scussions. In the discussion that follows on the program 
so ftware there will be numerous re ferences to the m i crocomputer 
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hardware. To und erstand the control program the requirements of the 
deci sion making section of the clock should be reviewed . The 
deci sion making section rece ives real time information from the 
timing section and compares it to a set of times in a command table. 
I f  the real time and command table times match , then the decision 
making circuitry outputs the appropriate command as shown in 
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cons iderable concern s ince the real  time information was derived on 
a separate board with considerable circu itry near the inter board 
ca ble . An i nput routine was developed that required two consecu­
tive changes in  the t ime reading from a previous time to show that 
the t ime has actual ly changed.  This  routine el imina ted the possi­
bi l ity of a random noise spike on a l i ne causi ng a spurious time 
to be re ad .  The input routine also held th� program in a read mode 
except for a time change . This has �he effect of cyc l ing through 
the command table only once for each new time el iminating multiple 
start pulses to the response circui try . 
While the input routine mentioned above improves the noise 
immur1i ty it  does not guarantee that the data is  stable . This is an 
importa nt factor because the latches on the timing board are not set 
s imultaneously �  To overcome this problem a software debounce routine 
was added . The software debounce routine keeps reading each port 
until two success ive readings are equal.  Thi s  routine is  used in  
many appl ications with mechanical switches . 
After the denoised and debounced new t ime is received, a check 
is d one to see i f  the time is a multiple of ten minutes after the 
hour. If the t ime is a multiple of ten minutes a fter the hour an 
input from port three is  performed . Because o f  the hardware conf igur­
a tion , the input command actua lly  g ives a one bit output s trobe at  
ten minute i nterva ls.  
Be fore a discussion of  the comparison routine can be  made , the 
fonnat of the command table must be understood . Each command is 
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listed in  memory as  a three byte command block . The first two 
bytes specify the appropriate time and type of  day the command is 
to be executed . The third byte indicates wh ich of the eight dif­
ferent commands are to be executed at the time ind icated by the 
first two bytes . A bit by bit explanation of  the command block 
format can be seen in F igure 1 1 . The time in hours (twenty four 
mode) a nd minutes is in  binary coded decimal format.  Because signi­
ficant bits in ten hours and ten minutes digits are uni formally 
zero ,  they have not been included in the comma nd block . The day 
code section of the first byte d i fferentiates the week into week 
days and weekend days and not into specific days of the week . This 
code was developed in  conjunction with the hardware on the timing 
and overflow boards . The two bits sent to the computer from the 
timing section have the format of 10 for weekends a nd 01 for week 
days . The day code fonnat in the command table is 10 for weekend 
only , 0 1  for week d ay only, and 1 1  for seven day operation . It can 
be seen that if the two sets of codes are logica lly anded and the 
result is zero , the output com�and should not be given . The most 
signi fi cant bit of  tte second byte is not u sed in  this  systen , but 
could be used to dif ferentiate between two command tables with a 
flag switch connected to the correspond ing bit on the real time 
port . Thi s  feature could be used to advantage where two seasona l  
schedules are used in  a n  i nstitution . The output corrunand byte, or 
thi rd byte of the coi:"JJ1and block, determ i ne s  which of the e ight 
output lines are to be pu l sed for a given day cede and time .. atch . 
Setting any bit in the command byte to one wil l strobe the corres­
ponding l i ne during a match of the first two bytes. Thi s  informa­
tion on the format o f  the cor.mand tabl e should be of great assistance 
in understanding the remainder of the control program. 
The comparison routine starts by setting the H and L registers 
to the memory address three bytes l ower than the start of the command 
table. The H and L registers are used as a command table  pointer 
throughout the comparison routine. The H register is uniformly 
zero becau se the end of the command table is less than address 256 
in this application. The registers are set three bytes be low the 
start of the command table and incremented three time s so that  the 
command table  pointer is at the beginning of the c ommand table. 
This ind irect method of starting the cowmand table reduces l ooping 
problems for testing each of the three byte command blocks as can 
be seen in F igure 1 1 .  After the comr.1and tabl e  pointer is i ncremented 
it is tested to see if it is beyond the end o f  the table. When the 
end of the command table  has been reached , the program returns to 
the rea l  time monitoring portion of the program. If the end of the 
command table has not been reached , the comparison routine is con­
t inued . 
As has been mentioned earlier , the task of the decision mak ing 
se ction of the clock is to compare the rea l  t ime and day code with 
ea ch of the col:lITland blocks in the co�.mand table. Thi s  comparison is 
actual ly accomplished in three stages. First a comparison is made 
of the re a l  time and c o�n1and table day code . Thi s  is accomplished 
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by ma sking o ff the hours from the day code and hours real time byte , 
leaving just the real time day code in the accumulator .  This result 
is anded with the first byte of the command block and i f  thi s  final 
result is not zero the day it appropriate for the command . The 
second stage o f  the comparison compares the remainder o f  the first 
byte o f  the command block, the ten Lours and hours digits, to  the 
real time ten hours and hours digits. The third stage of  comparison, 
compares the real time ten minutes and minutes to the ten minutes 
and minutes in the second byte of the command block & I f  rtll three 
comparisons have matched , the third byte of the command block is  
sent to  the output port and program returns to  the L register incre­
ment point to examine the next command block. 
If any of  the three comparisons do not match, the program re­
turns to the L increment point and the a ppropriate number of  in"re­
ments are performed to examine the next command block. When com­
parisons hav� been made on the entire co�mand ta lP the prcgrarn 
returns to  fhe real time monitoring portion of the program and waits 
for the real time to change. Readers that have v�rked with data 
process i ng programs �egard infinite loop programs as a classical 
type of error in programming which causes failure to obtain the 
desired r e sults. This is one example o f  the contrast betveen data 
processing programs where a terminal result is desir�d and real 
time control programs that yield a consistant pattern of  behavior . 
From the flow chart in Figure 1 1  an a s sembly language program was 
written &nd hand assembled into octal machine code. 22 A l i s  ing 
of the program in both assembly mnemonics and octal machine code 
along with the command table can be found in the appendix. 
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The octal program and command table code were placed in 1702A 
programmabl e  read only memory using a control log i c  microcomputer 
a nd prom programmer. Several modifications were made in the program 
before the final perfonnance requirements were met. The advantage 
of ultra violet erasable PROMS became very apparent when a chip 
could be erased and reprogrammed several times in an eveni ng. This 
advantage i s  not without a cost. The field avalanche metal oxide 
semiconductor ( FAMOS ) technology requi res a complex PRO.i programmer 
. . 
t t t 1 . t 
· · 
t 
23 using a microcompu er o con ro 1 s c ircui  ry. 
After the program was properly placed into the 17G2A, the chip 
wa s placed into the decision making system in the clock. Due to 
hardware problems in  the input-output section of the computer board, 
the system d id not work properly. It wa s dec ided to produce a 
short set of programs to find the hardware problems. The short pro­
grams found in the appendix  were used to indicate problem areas . 
Further examination found faulty electrical contacts. The software 
d iagnostics ,  although simple, were invaluabl e  to fault location in 
the system o 
D. Power Sour ce 
Returning to the alarm clock analogy, another basic component 
is the power source. Early clocks simply had weights to drive the 
gearing systems . To make clocks portable, springs replaced weights. 
In the c lock system under d iscussion the power supply  design was 
a 
dictated by the requirements of the rest o f  the system and by the 
requirement of  power outage immunity for certa in sections o f  the 
clock. 
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The power supply can be divided into two major sections ; the 
direct current power supply and the three tran s formers providing 
alternating �urrent as  can be seen in Figure 1 2. The 1 10 volt 
secondary transformer is used as an i solation trans former to re­
duce electrical shock hazard s  and is used only by the power board 
in the respond ing system .. A 6. 3  volt seconda ry transformer is also 
dedicated to the power board. This trans former provides power for 
an i solated on board power supply for the optical coupler network 
on the power board. This separate 6. 3 volt transfo:nner wa s used to 
completely isolate the high voltage circuitry on the power board 
· from the rest of the system to protect the extensive circuitry on 
the other boards. Another 6 . 3  volt secondary transfonner is used 
to power the Westminster melody board. The overflow board is  a l so 
connected to the 6. 3 volt output of this trans former to obta in the 
line frequency needed for the t iming section .  Deta ils  of the cir­
cuits mentioned can be found by consulting the discussion on the 
specific board s mentionede 
The d irect current power supply provides power to almost all 
the digital logic in the sy stem. The direct current power supply 
can be divided into three sections; the unregul ated d. c. supply 
section, the unprotected regulated suppl y  section, and a battery 
protected supply section. 
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The unregulated d.c. supply section consists of a high current 
transformer , diode bridge , and capacitor network configured i n  a 
voltage doubler rectifier circuit. This circuit provides about 25 
vol ts und0r no load conditions and just over twenty volts under the 
system load . The unregul ated supply provides power to both regu­
lated suppl ies and charges the ba tteries. The reader who is aware 
of the dua l  polarity requirements of several boards may wonder how 
a single  pol arity unregul ated supply  ,can provide the proper supply 
vol tages .  Thts problem  is solved by defi ning the positive side 
of the u�regulated supply as positive five volts and requiring 
negative five volt  regulators to generate a g round potentia l as shown 
in Figure 1 2. These regulators along with the nega tive fifteen 
volt  regu lators ( that provide negative ten vol ts with respect to 
the generated ground ) comprise the heart of the regul ated systems . 24 
The protected and unprotected power supplies are sepa rated by 
a power d iode. This diode under nonna l conditions is forward 
biased and the two regulated supplies are connected in para l lel 
across the output of the unregulated suppl y. If a power outage 
occurs the power from the unregulated suppl y  is no l onger provided 
and the diode  separating the two supplie s  becomes reverse biased. 
The reve rse bia sing of the diode has the ef fect of disconnecting 
the unprotected regulated supply from the battery supply .  This has 
the effect of reducing power consumption and extending battery 
l i fe during a power outage . A push button switch was pl aced in 
paral lel with the sepa ration diode so that tht unprotected ci rcuitry 
■ 
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can be  momentarily energized so the time and date can be read during 
a power outage. 
The unprotected regulated power supply coneists of a negative 
five volt regulator and emitter follower current boosting circuit 
and a line disabling circuit . The voltage regu lator and emitter 
follower circuit provi de z three ampere supply for the display board 
and the display section of the calendar board . During a power 
outags the voltage regulator floats  u_p to po�itive five volts and 
forces the emitter follower circuit into cutof f and ef fectively 
disconnects this side of the power supply . The disabl ing circuit on 
the other side ef fectively disconnects  the other side of the unpro­
tected power supply during power outages to prevent current leakage 
through logic lines that could cause circuit damage. A zener diode 
and resistor were used in the di sabl i ng circuit to turn off the 
c ircuit faster than a simple resistor duing a power outage .  F or 
mechanical mounting reasons the zene? diode and resis tor were mounted 
on the display board. It was a l so found that the display had fewer 
thermal problems if ran en 4 . 3 vo lts ra ther than f ive volt s ,  as the 
reduced voltage was used . When a power outag occurs the displays 
fade out over a ten second period and can be brought back by de­
press ing the display enable sv1i tch. When  the display enable switch 
is released the display fades again and continues  to save the 
system about three amperes of current consumption during power out­
ages. 
The battery protected power supply  cons ists of  the voltage 
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regulator section and the battery board as shown in Figure 12 . The 
voltage regulator section consists of five negative five volt regu-
lators and three negative fi fteen volt regulators connected as 
shown in Figure 12 . It should be remembered that the negative five 
and fifteen volt regulators due to the circuit  configuration yield 
the plus f ive and minus ten volt supplies that are required by the 
boards. Components that require negative nine volts rather than 
negative ten volts use diodes in the, power supply line to drop the 
voltage to near the desired voltage . The five ohm power resistors 
that are in the supply lines of the negative volt regulators are 
used to reduce the voltage drop over the regulator and thus reduce 
thermal problems in the regulators. The regulators are, of course, 
atta ched to heat sinks and have capacitors attached from the refer­
ence line to the input and output lines for stability and deno ising 
purpuses . 
The battery board is composed of six rechargeable Gel Cell six 
volt batteries and a set o f  components to l imit both current and 
voltage during the charging of the batteries as shown in F igure 13 . 
During charging the voltage across the batteries is lim ited to 6. 8 
volts by the zener and standard diode network . Th is is within the 
6 . 9  volt trickle charge voltage that can be app iied to the batteries 
on a constant ba s is. 25 To protect the batteries and zener d iodes 
from excessive charging current a 120 ohm resistor i s  pl aced in 
series with the batteries. Across  this res istor is a high current 
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allow the battery array to supply eighteen volts to the system . 
Across tr.e 120 ohm resistor there is a l so a light emitting diode to 
indicate battery charging i s  in progress. The odd c ombination of 
batterie s is the result of two different sources of salvage batteries 
and not a design requirement . The 2 . 6  amp-hour capacity batteries 
should be able to sustain the powered down three amp load for a half 
hour to forty-five minutes .  If longer power outage protection is 
des ired larger batteries could be incorporated using the same general 
design. 
The power supply description gives the reader some idea of how 
the different power requirements were fulfilled . Also a point 
should be made on the importance of application notes on voltage 
regulators. Ratings of both electrical and thermal characteristics 
should be of great concern to the designer, and whenever possible a 
conservative design approach should be taken . Problems in the power 
supply can have both subtle and devastating effects on system per­
fonnance. 
CHAPTER I I I  
Output response section 
A .  The Westminster Melody Section 
i�ile the previous discussion has centered around the time 
keeper , d ecision maker, and power supply, it is the output respond­
ing system that de□onstrate s the clock system ' s  versatility and 
capabilities. The output modules that were developed demonstrate 
a variety of perfonnance functions and design techniques . With the 
modular concept , a variety of d i f ferent clock  systems can be pro­
duced. 
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One of the most popul ar respond ing systems that  has  ever b8en 
developed for a clock is a bell syste m that ri ngs a me lody at unifonn 
intervals. Among c l ock  bell systems the Westminster ch ime , more 
commonly ca l led "Big Ben, " has become almost mandatory with long 
case  (Grand father)  clocks and clock bell towers . The Westminster 
melody was arranged by William Crotch in 1793 from a symphony by 
George Frederick Handel  and was first used on the tower o f  St. Mary ' s, 
Cambridge , England s 26 In 1859 the Westminster melody  wa s selected 
for the Victoria Clock Tower in the House o f  Parl iament . 27 Later 
this tower bec a me known as Big Ben  a fter Sir 3enj ami 1 Ha l l, First 
Commissioner of Works on the tower. 28 
As can be seen in Figure 14 the Wes -cminst::?r chime cons ists of 
four dif fe rent notes which are played in sets of  four , e ight, 
twelve, and s ixteen representing the quarter, hal f, thrae-quarter 
and full hour respe ctively . It is also important to note from 
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Figure 14 that through an hour cycle a pattern o f  twenty note s i s  
repeated twice . Wlth thi s  infonnation a modu le  compatible with the 
digital clock system wa s developed that would pl ay  the Westminster 
melody on the quarter hour. The task of developing the Westminster 
module was divided into two sections , a melody sect ion and a control 
section . 
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Lord through this hour, 
Be Thou our guide 
So, by Thy power 
No foot shall slide. 
t11 r r r .i I J rkf-±L - r fl 
F U LL CHil\.iE 
�=r r r J I r r r r I r r r .i 
WESTMINSTE MELODY 
FIGURE 14 
.J r rgr--j 
The me lody section has the responsibility o f  producing the 
twenty-fpur note Westminster melody , and the control section has 
the responsibil ity o f  sele cting the appropriate portion o f  the 
We stminste r melody corresponding to the quarter hour. Whi le a 
total ly original de sign was be i ng developed for the melody se ction , 
a de sign for a solid state music box was published by Ra lph E .  
Cousins in the September 1 975 issue o f  Popular E l ec tronics. While 
thi s  design needed mod i fication ,  it was decided to incorocrate thi s 
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thi s  system into the Westminster module to reduce des ign and con­
s truction time. The heart o f  the mus ic box circuit i s  a S ignetics 
8223 read only memory that contains a code for the melody as shown 
in Figure 15. When the circuit is activated, a counter steps the 
memory through its thirty two addresses where each address repre­
s ents either a mus ical note or a pause. The eight b i t  output code 
from the m�mory provides infonnation for both pitch and note length 
and a special  code for a mute or pause in  the melody . Two code 
bits control the address counter speed and thu s  control the l ength 
of the note. The remaining s ix bits o f  code select the note from a 
two octave chroma tic  sca le. (The table  of the code format can �e 
found in the appendix) . Thi s  is accompli shed by us ing five bits 
of the cod e to control a programmable d ivi s i on circuit. The d ivis ion 
circui try d ivides a 21 ,560 Hz. re ference down to the proper note 
within the octave. The output of thi s  d ivi s ion circui t  a long with 
a muting f l ag  bit  are suppl ied to a pu l se  widening circui t. I f  the 
muting fla g bit  i s  low , the output of  the pu l se widening circuit is 
kept low and no sound i s  trans ferred to the audio output circuitry , 
as  can be seen in F igure 15. The rema ining s ingle code bit se l ects 
the appropriate octave by controll ing a d ivide by two circui t. The 
aud i o  output circui try cons i sts o f  an operationa l a mpl i fier ,  tran­
s i stor , pu sh pull c ircuit , and an eight ohm speaker. 
The solid state music �ox , a s  originally des igned , v1ould cycle 
through the entire thirty two note melody when the start switch wa s 
closed. To make  thi s  system perform the requ ired fou r ,  eight , 
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twelve ,  and sixteen note sequences ,  an addit iona l control board 
had to be created . Before the control circui try can be d iscussed , 
the properties of the Westminster melody must be reviewed in  detail . 
As can be seen in  F igure 14 , the s ixteen note fu l l  hour melody is 
actual ly a repeat of the eight notes o f  the half hour and the first 
eight notes of the three quarter ' s  melody .  To reduce control c ir­
cuitry, without exceed ing the ca pacity o f  the mel ody ROM , the quar­
ter, half, and three quarter hour melody sets were placed consecu­
tively i n  the melody R0.1 with a mute note pla ced after each set of  
four notes to improve audi o  performance . Thus with proper mask ing 
of unwanted secti ons , al l four melodies can be derived . To accom­
pl i sh this masking a novel circuit was created to mute out all but 
the proper notes for the appropriate quarter o f  the hour . The mut­
ing control circuitry consists p rimari ly  of  a data se lector and read 
onl y  memory . !he address l ines of this control ROM are connected to 
the address l ines of  the mel ody R01 to synchroni ze the output o f  the 
control ROM with the mel ody ROM to attain the proper mask i ng . Four 
b its of the control output are used to determine the four masks that 
are need ed to provide the four d i f ferent me lod i es throughout each 
hour . The output of the control RO� is set to one if the note is  
to  be pl ayed , and zero for  unwa�ted notes in each of  the four control 
masks . A d ata selector was used to sel9ct the proper mask corres­
pond i ng �o  the desired me l ody . The desi red me l ody is a function of 
the time wi thin the hour. To obtain the necessary information for 
mel ody selection , the three b i t  : ode o f  the ten minutes digit from 
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the timing board i s  used . This code is suppiied to the data selector 
which in turn selects one of four outputs from the ccntrol ROM as  
shown in Fi gure 16 .  Since the control code that the data se lector 
receives ha s a format of zero for the hour me lody , one for the quar­
ter hour, three for the ha l f  hour, and four for the three-quarter 
hour me l ody, the data inputs on the data sel ector must be wired 
a ccording l y .  To better expl a in the ma sking control c ircuitry an  
example  of a ha lf hour strike of the Westminster wil l  be discussed . 
When the solid state mus ic box or melody board is started, the 
melody addi·e ss counter starts counting from zero. Since the address 
l ines of the control ROM are tied to the me lody  board counter, the 
control ROM output adva nces at  the same rate as  the mel ody ROM , giv­
ing a one to one correspondence between the melody and the ma sking 
data in  the control ROM . The tens of minutes digit wi l l  be three 
for a ha l f  hour strike .  Thi s  causes the data selector to activate 
the number three input .  The nu�ber three input of the data  selector 
is connected to bit  one of the control ROM . So the contents o f  bit 
one wi l J  h av2 control of the muting circuitry on the melody boa rd. 
For the first  five addresses bit one of the control ROM is zero 
thus the four notes of the quarter hour a re not to be played. The 
next ten add:ress pos it ion o f  RO'A bit one i s  at  log ic one thus a ll ow­
ing the eight notes of the ha l f  hour to be pl ayed. For the remainder 
of the cycl 9  bi t one is equa l to zero and no further notes are played. 
As c a n  be seen i n  Figures 15 and 16 the mute f lag  generated by the 
mel od y  RO.f\.( i s  sti l l  funct iona l and is used a fter each set of four 
notes to improve the tempo o f  the system . 
Anoth�r circuit that was developed for the Westminster system 
was the start circuit . This consisted of an S-R flip-flop used 
52 
as an on-o ff  control, an on-off  light, a manual start switch, and a 
monostable circuit that drives both a start indicator light and an 
optical coupler that starts the melody board, as  shown in Figure 16 . 
The on-of f  f lip-flop has the feature that i f  power is removed from 
the board the flip- flop automatically flips to the o f f  state. This 
has the e f fect of  cancelling the Westminster chime at odd hours if 
the power has been interrupted and the batteries have been exhausted. 
This automatic turn o f f  feature is accompl ished by connecting a 
large capacitor between off  input o f  the on-of f  flip-flop and ground. 
This causes a delay in of f  line going to a logic one with the restor­
ation of power causing the flip-flop to be turned o f f. 
Additional data lines were provided in this design for future 
expansion for an hour strike . A listing o f  cable designations and 
read only memory listings can be found in the appendix. 
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B.  Intrusion Board 
Intrusion and fire detection equipment is becoming an increas­
ingly important application area for dig ital electronics. To demon­
strate hew a small amount of circuitry can fulfill these security re­
quirements, a�  intrusivn board module was created for the clock 
system. No �ttempt was made to design new detection transducers, 
but rather to design circuitry that could use existing tra nsducers. 
As can be seen in Figure 17, the intrusion board consists of an on­
off f lip-flop and indicator, a transducer input and indicator, an 
alarm trip circuit, and an audio output circuit. The on-off f lip­
flop is simply an S-R flip- flop that can be controlled by a positive 
pulse from the microcomputer, manually set or reset, or set by the 
fire transducEr circuitry. The on-off flip-flop lights a yellow 
indicator and activates the trip circuit by driving pin one of inte­
grated circuit B high. The transducer input c ircuit consists of a 
NANO gate with pullup resistors on its input which cause s this out­
put to be low except when one transducer grounds either the fire or 
intrusion inputs. The intrusion input only affects this g ate while 
the fire input, when grounded , also turns on the on-o ff  flip- flop 
enabling the system . This configuration has the e f fe�t o f  having 
the system respond to a fire transducer at all times while the intru­
sion system is only activated by either computer or manual activation 
for after hour protection. A red LED indicator c ircui t was connected 
to the input transducer gate to show the response of  the intrusion 
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is  on and the intrusion input is grounded , or the fir6 i nput is 
g rounded, both inputs of  the trip circui t are high caus ing the trip 
S-R fl ip- flop to be set causing pin eight of i ntegrated circuit B 
to  go low. Th is line will remain l ow until the void switch is de­
pressed and the flip-flop is  reset. This results in  a system that , 
once tripped , will remain on until manual ly reset with the void 
switch, regard less of microcomputer commands . The audio output 
circuit is  comprised of a free running 24 Hz � oscill ator, a divide 
by sixteen circuit that is controlled by the trigger circuit and a 
sonalert. 
Under normal conditions , the trip flip-flop is i n  a reset state 
and the clear input of the 74193 divide by sixteen counter is driven 
high ,  and the output Qd is  kept low .  When an alarm is tripped , the 
cl ear line goes l ow and the counter output Qd oscill ate s at about 
1 . 5  Hz. causing the sonalert to produce a customary beep-beep  sound 
until the void switch is depressed .  
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The micro computer is programmed to deactivate the intrusion 
c i rcuit  at 7 i 45 a.m. each weekday and activate at 5 : 45 p .m .  each day, 
with a fraction of the lunch hour activated al so. TI1is has the ef fect 
of having the intrusion alarm sound for any intrusion during non bus­
iness hours and only a LED indicator light momentarily during business 
hours for a similar intrusiono For any activation o f  the fire trans­
ducers the alann will sound for al l t imes. While this  circuit is not 
overly complicated , it does illustrate a useful modular addition to 
a clock system for industrial use. 
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C .  Calendar Board 
Calendars , like time pieces , have interested men since the be­
ginning. Early calendars were based on changing seasons or the be­
havior of animals, which only approximated a uniform cycle. Lunar 
calendars were developed from the 364 day cycle but this led to 
error� and corrections had to be made.29 In 46 B.C. Julius Caesar 
created a calendar very similar to the modern calendar. 30 This 
calendar became known as the Julian ca lendar and provided for a 
leap year and started the year on March 1. Due to slight errors in 
the system , by the sixteenth century the calendar was in error by 
ten days. In 1582 Pope Gregory corrected the calendar and improved 
the algorithm so that the present system is in error only one day 
in 20 ,000 years. 31 This is accomplished by skipping leap year three 
times every four hundred years. 
It was decided to develop a solid state calendar board module 
that would provide the month , day , and year and correct for leap 
years. It was also decided not to correct for the Gregorian correc­
tion years since the next correction year is 2 100 A. D. Three dif­
ferent approaches could have been used to create a calendar board : 
using a microcomputer , purely random logic , or a counter table lookup 
system. The microcomputer approach would show the most promise in 
a second generation system , but it was decided to use the counter 
lookup table arrangement because of its relative ease of implementa­
tion and conservative design. 
The calendar board that was designed consists of several 
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subsections a s  can be seen in Figure 18 . The subsections include a 
nine b it counter , a lookup table ,  display circuitry , and leap year 
correction ci�cuitry . To understand how the system operates , the 
circuitry must be traced from the day pulse input to the display . 
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At midnight each day the microcomputer generates a day pulse that 
advances the day of the week display in the timing section . Thi s  
d ay pulse is  a l so used by the calendar board to update the calendar 
day counter. This nine bit counter corysists of two four bit 74193 
counters and a J-K flip-flop. The 74193 counters provide the address  
bus for the read only memory lookup table, and the J-K flip-flop 
provides the bank switching lines needed to select the proper ROM 
chip s .  As the year progres ses the counter counts from zero for 
January first to a binary 366 which causes a year increment and a 
reset back to zero . 
The information provided by the day counter i s  used by the ROM 
lookup table to generate the corresponding month and day. To under­
stand how the lookup table functions ,  a few examples will be mentioned . 
Day zero or the first day of the year is translated into month one 
and day one by the lookup table . Day 67 of the year is  translated 
into month three and day eight or March ighth . Both the counter and 
lookup table were created to represent a leap year rather than a 
normal year .  For non leap years the correction circuitry skips 
February 29 by adding an extra pulse to the counter input . The format 
of the data in the lockup table is  a twelve bit a bbreviated BCD 
code for the month , day , a nd reset flag and four bits that can be 
user de fined to ind i cate special days cf  the ye ar or t he hou es of 
the zod iac a s  was done in this  example. A deta iled li sting of 
the lookup table data can be found in the append ix . 
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The information for the year d isplay is provided by two 7490 
de cade counters. The information generated by the decade  counters 
and lookup table i s  suppli ed to the d isplay section a s  shown in 
Figure 18. The d isplay section consists of six  common anode c i rcuits 
driven by 7447 decoder driver chips. An attempt was made to mu lti ­
plex this  d isplay , but visibi l ity problems arose due to solid state 
properties of green light emitting d iodes , and the d i sc rete d isplay 
mentioned earlier was used. 
The corre�tion circuitry for non leap  years mentioned earlie r ,  
i l lustrates some interesting design schemes. The correction cir­
cuitry come s  into play twi ce each year , on FebruaTy 29 and De cember 32 
for non leap  year correction and end of ear  reset . To �ctiva te the 
correction c ircuitry the reset output bit  in the loo.'UP table  i s  set 
to one for the two dates previously mentioned . To e l iminate the 
possibi l ity of  thi s  l ine g 1 ving spurious reset pulses during add ress 
transiti ons a debounce c ircu it is used . To d i f ferentiate between 
the two ta sks that the correction c ircui try per forms , the most signi­
f i cant b it  and its complement of the day counte r are used to control 
whi ch task i s  performed. To understand the end of year reset ,  the 
sequence of events at the end of the year must be covered . ·'/hen 
the day counter is advanced to day 366 ( December 32 ) the output of 
the reset bi t goes to a l og i c  one and causes the debcunce c · rcu it  
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to issue a pulse. This pulse  is routed to clear the day counter 
which has the e ffect  of jumping to January first. The routing of 
the debounced reset pulse is controlled by the most signi ficant bit 
of the day counter which has the e ffect o f  enabling the leap year 
circuitry for the first part of the year and the end o f  the year 
reset circuitry for the last part of  the year. The end of the year 
pulse ,  used to clear the day counter ,  is also used to increment the 
year counter so that the year display is also updated at the end of 
the year. 
The task o f  the leap year circuitry is  to dete rmine whether or 
not the year displayed is a leap year and set the length of  February 
accordingly. The leap year recognition circui t  uses a unique algor-
ithm deve l oped by the author. Unlike the standard leap year test 
of e xamining the year for divis ibility by four thi s  method compares 
data bits within the BCD year cod e . To understand how this bit 
pattern al gorithm was derived , one must observe the pattern of leap 
ye ars in even and odd decades. In even decades  the last digit o f  a 
le ap year is either a zero , four , or eight. In odd decades the last 
digit of a leap year is either a two or a six . The information j ust 
mentioned gives rise to two rules for a leap year test . First , all 
leap years are even years , that is the least significant bit o f  the 
least signi ficant digit must be zero for the year to be a leap 
year . lhe second rule is somewhat less obvious. Among even years 
of both even and odd decades the least sign if ic ant bit o f  the ten 
year ' s  digit is equal to the second least significant bit of the 
year ' s  digit , for leap years only . Using these two rules a nd a 
7485 magnitude comparitor chip a leap year flag can  be generated. 
61 
To understand how the remainder of the ieap year circuitry 
works the sequence of events that occur when the day counter re a ches 
February 29 must be observed. When the day counter reaches 59 the 
l ookup tabl e outputs the code for February 29. Inc l uded in this 
output is the reset output which is at a logic one for this date. 
The reset output causes the debounce � ir�uit to produce a delayed 
pulse. This pulse is routed to the leap year c ircuitry due to the 
most significant bit of the day counter being equal to zero. This 
routing is accomplished by logical ly  "ANDing tt the de bounced reset 
pulse with the compl ement of the most signifi cant bit of  the day 
counter. This result is further "ANDed 0 with the comple me nt of the 
leap year flag as shown in  Figure 18. This re sults in the addition 
of an extra day pulse on February 29 for non leap years causing the 
day counter to advance and have March first d isplayed . What is seen 
on the d i splay at the end of February 28 during a non leap year  is 
f irst a turn to February 29. After approximate ly  half a second it 
automatically advances to March first. 
As can be seen in Figure 18 , two switch contro lled oscillators 
were added to the system to manually adj ust the date and ;ear. 
These oscillators were set at about two hertz for e a se of adj u stment. 
Four "AND" gates were also added to buffer  the outputs of  the user 
designed bits of the lookup table to reduce the danger of static 
elec tricity damage to the se lines that leave the board. As was 
62 
mentioned earlier, the user defined bits were programmed with houses 
o f  the zodiac, one for Aries through twelve for Pisces. The dis­
play for this information is on the phase of the moon board and will 
be discussed further in conjunction with that board. Another point 
about the calendar board is the separation of the display power 
supply from the rest of the board . Since the cornmon anode current 
o f  the display is significant and not necessary for data retention , 
it was decided to power this section from the unprotected power 
supply to extend battery life during power outages . This display, 
like the ma in display , can be momentarily read during a power outage 
by pressing the display enable switch. 
The previous discussion o f  the calendar board should give the 
reader an idea of how a counter and lookup table can be used to ad­
vantage to provide in formation that is not easily derivable through 
Boolian e quations . Also , the reset and correction circuitry illus­
trates some useful algorithms based on bit patterns rather than 
traditiona l  definiti ons. In summary, the calendar board provided 
both an interesting circuit design task and an interesting end result. 
D. Pha se of the Moon Board 
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One of the earliest additions to a mechanical clock d i al was 
the lunar or moon dial that gives the current pha se of the moon. 
There have been many reasons for desiring thi s  information. First, 
many early calendars were ba sed on the 29½ lunar cycle and these 
calendars are used to determine important =eligious holidays such 
a s  Passover, Easter, and the religious  calendar of Islam. 32 Sea 
captains also used the pha se of the moon to calculate the approxi­
mate time of high and low tide. High tides generally occur when the 
. t th ' th 33 moon 1 s  a e zeni  • 
Moon dia l display s in mechanical clock s usua lly take the form 
o f  a geared wheel placed behind a stationary lunar arch face plate 
with a semicircular opening. The front of the geared wheel has two 
stylized moon faces placed on opposite ha lves  with either a scenery 
or star background . Thi s  wheel is rotated once every two lunar 
months or 59 days to show the phases of  the moon using one of the 
moon faces at a time . To attain the 59 day period of rotation o f  
the moon wheel, 118 gear teeth were cut in the wheel so a s  t o  allow 
the hour gears to advance the moon wheel one tooth every twelve hours. 
This gearing approach provided the fundamental concept for a digital 
logic lunar dial or what came to be known a s  the phase o f  the moon 
board . 
When it was first decided to develop a lunar dial , several non­
numeric displays were considered and r£j ected. After a d i scu 3s ion 
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with David Edward Graen, Watertown, South Dakota, an erudite of  
esoterica ,  it was Gecided to define the lunar cycle from zero to one 
on a digital display, or more specifically a new moon is o . oo ,  a 
first .quarter is 0. 25, a full moon is 0 . 50, last quarter is 0.75, 
and the next new moon is 1.00. 
To emulate the mechanical gearing system on the moon wheel a 
digital system consisting of a pulse generator, division circuit, 
and counter was needed. While this �ystem could have been imple­
mented in hard wired random logic, it was decided to produce a pro­
grammable device using some novel circuit approaches . 
The pulse generator, as shown in Figure 19, has the task of  
providing a predetermined number of pulses each time it is strobed 
with an update pulse. This task was accomplished by using an oscil­
lator � pre settable counter, and control circuitry . When an update 
pulse is received by the pulse generator, a monostable multivibra­
tor loads the presettable counters with the data from the thumb 
wheel switches. A detail of the thumb wheel switch can be seen in 
Figure 20. A flip-flop is then set by a second monostable which 
enables the output of the oscillator and turns on a LED indicator. 
The oscillator proceeds to clock the counter in a count down mode 
from the preset number. When the count reaches zero, a borrow pulse 
is sent from the most significant digit counter to the flip-flop 
causing the oscillator to be disabled. A detailed study of race 
conditions and timing diagrams indicates that the number of pulses 
generated by this pulse generator is actually one more than the 
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number ind icated on the thumb wheel switches. This causes no real 
problem and can be corrected in the algorithm used to derive the 
thumb whee l numbers. 
The output of the pulse generator is supplied to a programmable 
d ivi sion c ircuit that scales the pulse count from the pulse genera­
tor to the proper fraction of the cycle for each update. As can be 
seen in Figure 19 the programmable division circuit consists of  
seven decade counters and a data selector controlled by a thumb 
wheel switch .  The decade counters are wired in a bi-quinary format 
to more accurately scale the incoming signal. A clear line was pro­
v id to c l ear the d ivision circuit. The data selector can read 
either the pu l se generator or any of the outputs of  the seven decade 
d ivide rs by entering from zero to seven on the thumb wheel switch. 
The numbers on thi s  switch represent the chosen power of ten division. 
The i nvert0d output of the data selector is used with an invert ing 
drive circu it to control an optical coupler which in turn controls 
the d ig ital counting circuit. 
The task of the digital counter consi sts of counting the num­
ber of  sca led pul ses and di splaying the runn ing total. To accomplish 
thi s  task , preset and clear circuitry , presettable counters, drivers, 
and disp lay circuitry were needed . To accomplish the d igital counter 
design  with TTL circuitry at lea st a dozen integrated circuit chips 
would be needed so another approach wa s explored. This  approach 
was based on the use of  c a lculator circuits for non calculator 
functi ons. Us ing a calcu lator not only reduced the chip count to 
two chips and a display but also improved the versatility of the 
system� 
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The calculator integrated circuit that wa s selected was the 
National Semiconductor W.5736. This chip wa s selected because of 
the l arge amount of applica tion literature and documentation avail­
able. 34 Another advantage of this chip wa s i t s  presence in the 
NOVUS 650 pocket calculator. Obtaining an entire calculator had the 
advantage of simultaneously obtaining a compatible display, display 
driver, keybo�rd number patch, and interconnect board for little 
more than the price of the calculator chip. A schematic of the 
calculator can be found in Figure 20. Be fore the calculator modi­
fications can be discussed , the opera tion of the calculator must be 
understood. 
A� can be seen in Figure 20, the ��15736 calculator chip ha s 
two sets of outputs (digit and segment ) and one zet of inputs 
( keyboa rd ) .  The chip pin count is reduced by multiplexing both the 
display a nd keyboard .  The display multiplex is  cccomplished by enabl­
ing the s ix  digits one at a time by outputting a logic one on one of 
the six . display enable lines, D1-D6. For each digit enabled, the seg­
ment drivers, Sa-Sg, activate the appropriate segments to represent 
the proper numerical value for that digi t. The keyboard as shown in 
Figure 20 al so makes use of  the digit enable lines to input keyboard 
information through lines Kl-K3. 
When a keyboard contact is closed, one of the keyboard input 
lines and one of the digit  enable lines are connected. The internal 
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decode circuitry decodes and denois€s this information and responds 
according l y. The denoising circuitry puts an upp�r limit on the 
speed of the calculator re sponse, but does not cause maj or difficulty 
in this application. Understanding the format o f  the keyboard input 
both from an electrical and key entry poin t o f  view is necessary to 
properly design the interface circuitry between the calculator and 
the rest o f  the system. The electrical requirerr.ents for the key­
board contacts are relatively simple in that there are no debounce 
requirements, but open contacts are required to be much greater 
than 50 kilo-ohms. This high resistance requirement requires the 
optical couplers to be used in a photo diode rather than the more 
common photo-transistor mode for keyboard interface as shown in 
Figure 19 . 
The key entry format for the MM5736 calculator conforms to the 
reverse Polish method of  entering the two operands and then the 
operator, but it differs from the advanced calcu lators in that there 
is no register role down. This has the e ffect o f  adding the second 
operand to the first operand or previous re sul t each t ime the ENT + 
key is pre ssed, so if the second operand is one and the + key is 
connected to the external system a digital coun er is created. 
The specific interface that was used in the pha se of the moon 
board consisted of  two nonnally open toggle switches to initialize 
the counter and an optical coupler to increment the counter. The 
switches are connected to perfonn the functions o f  clear and the 
entry o f  one or start, as she�� in F igure 19 and Figu�e 20. 
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The optical coupler is connected to perform multiple closures of the 
+ switch or succes sive additions of one to the running total. It 
wa s also decided to provide an on board connector so that a complete 
keyboard can be temporarily utilized to initialize the system at 
some point other than zero. This keyboard feature also enables the 
system ' s  other features such as counting down and inc�ementing by 
a number other than one. To protect the calculator chip from static 
electricity damage, a set of eightee� diodes were connected to the 
keyboard connector lines to limit voltage swings on these lines as  
shown in  Figure 19. 
In any programmable device such as the phase of the moon board, 
the hardware cannot function without being programmed. The pro­
gramming of this board consists of two parts, the setting of the 
cycle length on the thumb wheel switches and the initialization of 
the cycle with the switches and keyboard. 
Programming the phase of the moon board for the proper cycle 
duration involves several algebraic operations and entry of the re­
sults into the thumb wheel switches. Since the system i s  updated 
every ten minutes, a calculation must be performed to determine the 
fraction of a cycle that constitutes ten minutes. This can be accom­
plished by simply d ividing the ten minutes period by the cycle length 
in minutes, and leave the quotient in scientific notation. From 
this information the pulse generator can be programmed. This is 
done by entering the five most significant digits of the quotient 
on the thumb wheel switches. At this point it should be remembered 
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that the pu lse generator produces one more puise tha n  the total indi­
cated on the switches so the total number on the swit ches should  be 
decremented by one to correct for this factor . To program the divi­
sion circuitry the magnitude scaling number can  be derived indirectly 
from the exponent of the quotient derived earlier.  While the deriva­
tion of the fol l owing rule is involved the rule  itse l f  is simple: 
take the exponent , subtract two and enter the number on the thumb 
wheel switch for the division circuit.  
To better explain the method two example s wil l be discussed .  
First , the moon phase cycle, which has a cycle length of  29 days , 12 
hours , 44 minutes, and 2 . 8  seconds wil l be covered . This length of 
time translates into 42 ,524.0466 • • •  minutes . Dividing ten minutes b/ 
the cycle length j ust calculated yields the quotient 2 . 35 1 610 x 10 - � .  
The first five numbers can now be entered i nto the thumb wheel 
switches remembering that the total number must be decremented by one 
so the thumb wheel switches would indicate 23515 . To program the 
division circuitry from the quotient , two must be subtracted from the 
exponent , or -4 -2 = -6 , and then the scaling number, six , can be 
entered into the remaining thumb wheel switch to ccmpbte the cycle 
length programming for the phase of the moon . 
Programming the board + o  mo�itor the cycle of the tides can be 
done in a similar manner . First the 12  hour and 24 minute tide cycle 
can be tra�slated into 744 minutes . Dividing ten �inutes by 744 
minutes yields a quotient of 1 . 3441 x 10-2• Decrementi ng the set of 
five significant number by one , gives the resu l t  of  13440 that is 
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entered on the thumb wheel switches .  To program the d ivision cir­
cuitry ,  two units are subtracted from the quot ient exponent and the 
result , -2 ·-2 = -4, or four is entered on the last thumb wheel switch. 
Using this method cf cycle programming the phase of  the moon boa rd 
could be used to monitor any cycle from an hour to several years 
limited only by the division circuitry which has a scale number range 
of from two to seven .  
After the cycle length has been program.�ed the calcul ator digital 
counter must be init�alized . This is accomplished �y press ing the 
toggle switch to  clear the d ivision circuitry and pressi ng the toggle 
switch to clear the calculator. At this po int , i f  a starting point 
other t: an zero is desired the number patch o f  !�eyboard can be plugged 
into the board and the desired starting point can be entered a nd the 
keyboard removed . Then the start toggle switch can be depressed to 
enter a one for the increment number and then the system i s  ready to 
monitor the appropriate cycle . 
Another constituent o f  the phase of the moon board that is  inde­
pendent of the rest of the boa rd is the Zodiac  or special day d i splay . 
Thi s  di splay rece ives its infonnation from the calend a r  board as 
shown in F igures 18 and 20, and uses a standard 7447 common anode d is­
pl ay circuit. The d isplay has the capabil ity of d i spl ayi �g the 
digits 0-9 and four non numeric symbols for 10-14 . For the zodiac 
the d i gits 1-9 and the symbols for ten , eleven and twel ve are used to 
represent the twelve hou se s of the Zod iac.  A code table can be found 
in the append ix. 
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The versatility of this board is such that its app l icat:ons are 
limited only by the imagination o f  the u ser. The phase o f  the moon 
board has been the most interesting from both circuit and use stand 
point of a ll the output response boards. 
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E. Power Board 
Since ma ny industrial applications requi re the control of l ight­
ing or other e lectrical equ i pment , it was only reasonable  to design 
a module that could control these devices and be compatibl e  to the 
digita l clock system . I t  was decided to provide two types of output 
control :  1 10 volt a .c. for smal l standard equipment and a set of 
control i able  re lay contacts for control ling heavy equ ipment .  This 
relay contact arrangement makes the digital cl ock system compatible  
with  exi sting systems using o lder e lectromecha nical control clocks. 
The power board that was created has two separate control chan­
nels  that are identical so the description wi l l  not be duplicated 
for both channels.  Each channe l can be divided into two sections , 
the digital logic  secti on and the ouput power section , with the two 
sections separa ted by an optical coupler .  
Each logic section  consi sts of  an S-R fl i p- flop  that can be set 
or reset either manual ly  or by the microcomputer as shown in F igure 2 1 . 
The Q or positive fl ip-fl op output controls the l i ght emitting diode 
in  the optica l  coup ler and the Q or inverted f l ip- f lop output is used 
to control LED ind icator . It should  be noted that when  the fl ip-flop 
is in an on state both the optica l coupler LED a nd the indicator LED 
are on and v-rhen the flip-flop is in an o f f  state both LEDs are off. 
The optica l coupl er ,  previously mentione d ,  functions to e l ectri­
ca l ly separate the log ic section from the output power sections. This 
i s  d one to reduce the danger o f  e lectrical shock and log ic circu it 
damage from the high vol tage levels  in the output section. Other 
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electrical precautions included using a separate filament transformer 
to drive the control circuitry in the output section, an isolation 
transformer on the 110 volt line, and a separate connector on the 
110 volt line to disable the high voltage during board check out. 
Some of the precautions could be eliminated in a production version, 
but sa fe conserva tive designs are justifiable for prototype designs. 
The output power section of the power board consists of a triac 
and control circuit that controls the 110 volt l �ne and a relay and 
an outlet plug for the 110 volt output. The circuit that controls 
the triac consists of the photo transistor output o f  the optica l  
coup l er and an emitter fol lower stage powered by a n  isolated power 
supply that is also on the power board as shown in Figure 21. This 
control circuit turns on the triac by biasing the gate of the triac. 
The triac in turn controls the power to the rel ay and outlet plug. 
To understand how the power board performs the on and off states 
must be covered. For an off state the two light emitting diodes are 
turned o f f  and the phototransistor in the opti c a l does not conduct, 
causing no bias to be put on the gate of the triac. This causes the 
triac not to conduct and no power to rea ch the rel ay causing armature 
contact and the norma l ly closed contact to be in contact. When the 
triac does not conduct , there is a lso no power supp lied to the outlet 
plug. When a channel is on the indicator l ight emitting diode and the 
opto-couplar diode are on; and the photo transistor in the optical 
coupler conducts causing the triac to conduct. fuen the triac conducts , 
power is supplied to both the relay and outlet plug. When the relay 
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is energized, the armature contact and the normally open contact 
are i n  contact. The relay contact system just discussed fulfilled 
one of  the early design requirements of the digita l clock system of 
developing a digital control system that could emulate a simplex 
control clock. Three of the boards just described and the main clock 
modules , with a few modifications , could perform easily the tasks of 
the simplex control clock. 
The output boards discussed shoula indicate the variety of tasks 
that a clock system of thi s  type can perform . Some assessments of 
the general clock system and comments on a second generation clock 




The d igital clock system has bee� an interesting end informa­
tive proj ect, exhibiting a design transition from random logic to a 
microprocessor based system. In the areas where random logic was 
used many different design approaches were incorporated. These 
ranged from the unique modifications made to existing circuits  such 
as the incorporation of a calculator in the phase of the moon board 
and the solid state music box in the Westminster board to totally 
new circuits and approaches. One system that exhibited both origi­
nal circuitry and approach was the calendar board. The a lgorithm 
that was developed was not the traditional leap year test of divi­
sibility by four but rather a binary bit pattern test easily imple­
mented in logic. 
The microprocessor controlled decision section exhibited sev­
eral important design features. First, it was shown that a success­
ful system could be developed using only a small number of compon­
ents. The input-output section illustrated how control flags could 
be used as output signals to minimize circuitry. The system soft­
ware was successful in both system operation and system diagnostics. 
The microcomputer, while simple in nature, provided a means of 
learning the intricacies of a microprocessor based system. 
Of equal importance to the system software and circuitry design 
was the modularity and physical layout of the system . The modularity 
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of the boards not only provided versatility in system configuration 
but facilitated diagnostics and fault location. Within each board 
components were located in groups related to the logical function 
they were to perfonn. This has the effect of further fault location 
and facilitated changes in the logic sections when needed. 
When the design of a system is completed, a question that natur­
ally arises is, "What would be done differently on the next d�sign of 
the system?" These differences can be categorized i nto several maj or 
headings including remedial or changes to correct def iciencies in the 
performance or fabrication, changes in performance or enhanced fea­
tures, and changes in internal structure. 
Due to the relative success of the system, relatively few cir­
cuit changes are needed. The only major problem in the clock system, 
as designed, is a thermal problem due to the close packing of the 
circuitry. This could easily be corrected by spacing the boards 
farther apart, by using lower powered logic, or mounting boards in a 
vertical plane rather than in a horizontal plane. 
Due to the modular nature of the clock system, r.umerous perfonn­
ance enhancements could be added to the system. Two features that 
were considered but were deferred to a second generation system were 
a radio receiver to synchronize the clock to the National Bureau of 
Standard's \�WB time standard and a board to transmit the time in an 
asynchro�ous serial code that could be used by slave c l ocks  throughout 
a building. 
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If  the decision wa s made to completely redesign the internal 
structure of the clock system, there would be a continuation o f  the 
transition from random logic to a microcomputer based system. Pro­
grams stored in memory would replace networks of random logic and 
much o f  the response circuitry would be reduced to interface circuitry 
to a computer input-output port. The computer section in turn would 
not only be handling the question, "Should anything be done a t  this 
time?0 but rather actually handling much of the response sections. 
A clock comprised of a few interface circuits and a microcomputer 
with most functions implemented as  programs could be designed and 
constructed in a much shorter time than the extensive random logic 
arrays used in this clock . 
The design, construction, and documentation of the digital 
clock system has been informative and challenging. It is hoped that 
completing this  project will be considered time well spent . 
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MOV B ,A 
MOV C ,A 
MOV D ,A 
MOV E ,A 
MOV H ,A 
MOV L ,A 
IN PORT 1 
CMP D 
JZ 
(to point A )  
I n  Port 1 
CMP D 
JZ 
( to Point A) 
MOV D ,A 
In Port l 
CMP D 
JNZ 
( to Point B)  
In Port 0 
MOV C ,A 
In Port 0 
CMP C 
JNZ 
(to Point C) 
MOV A ,D 
comment 
load s  zeros into accum. 
Point A 
Compare if  time has 
changed. 
Jump back i f  zero. 
Read again to see if 
still different. 
If 0 then it was j ust 
a noise glitch. 
If not equa l , then go on . 
Point B 
Update least s ign i ficant 
Byte . 
Repeat READ i f  not 
equal . 
Point C 





















































































































MOV A , L 
CPI 
JNC 
( to Point A )  
MOV B ,M 




( to Point D) 




( to Point D )  
comment 
New 
Skip in Port 2 if not 
equal to l0x . 
Clear H if not 
already clear. 
This address is the 
start of command table. 
( 3  Bytes less ) 
Point D 
Point E 
Poj r.t F 
This checks for end 
of command table.  
Most significant Byte 
o f  command . 
Table to Reg. B 
Mu sk o ff everything 
but week day/week end 
bits . 
And days of command 
table w/real time days . 
I f  days don ' t  match 
go to next set in 
command table. 
This compares most sig . 
Byte without day ' s  
aection . 
90 
1702 READ ONLY ME.�ORY FOR CENTRAL PROCESS I G BOARD 
address instruct. mnemonic comment 
69. 104 060 INR L At this point first Bytes match incre ment 
to next Byte in table . 
70. 105 307 MOV A ,M 
71 .  106 273 CMP D Compare least sig . Byte. 
72. 107 1 10 JNZ Skip back 
and incre-
ment if no match. 
73. 1 10 055 ( to Point E )  
74. 1 1 1  000 
75. 1 1 2  060 INR L 
76. 1 1 3  307 MOV A , M 
77. 1 14  121 Out Port 10 
Output command Byte 
78. 1 15 104 JMP 
79. 1 1 6  056 { to Point F )  
80. 1 1 7  000 
· a 1 . 120 000 HLT 
82. 121  000 HLT 
83. 122 1 1 1  
9 t 00 a c m .  Command 
table starts here. 
84. 123 200 
Weekday only 
85. 1 24 100 Westminster 
86. 1 25 1 1 1  
9 a l5 a.rn. 
87. 126 225 
Weekday only 
88. 127 100 
Westminster 
99 . 130 1 1 1  
9 : 30 
90. 131  260 
91.  132 100 
92. 1 33 1 1 1  
9 a 45 
93. 1 34 305 
94. 1 35 100 
95. 136 320 
10 : 00 
96. 1 37 200 
97. 140 1 10 
Set channel 1 Power 
Board . 
98. 141 320 
10 : 15 
99. 142 225 
100. 143 104 
Reset channel 1 
Power Board. 
91 
1702 READ ONLY MEMORY FOR CENTRAL PROCESSI NG BOARD 
address instruct . mnemonic comment 
101 144 320 10 i 30 
102 145 260 
103 1 46 100 
104 147 320 10 : 4 5  
105 1 50 305 
106 151 100 
107 152 321 1 1 1 00 
108 153 200 
109 154 100 
1 10 155 321 11 1 15 
1 1 1  156 225 
112  157 100 
113 160 321 1 1 1 30 
1 1 4 161  260 
115 162 100 
1 16 163 321 1 1 : 45 
117  164 305 
1 18  165 100 
119  166 322 1 2 , 00 noon 
120 167 200 
121  170 100 
122 171 322 1 2 1 15 p . m. 
123 172 225 
124 173 140 Set intrus i on 
125 174 322 12 : 30 
126 175 260 
1 27 176 100 
128 1 77 322 12 145 
129 200 305 
130 201 100 
131 202 323 13 1 00 
1 32 203 200 
133 204 102 Set Channel 2 
1 34 205 323 1 3 : 15 
135 206 225 
136 207 101 
.. 
92 
1702 READ ONLY ME� ORY F OR CENTRAL PROCESSING BOARD 
address instruct. mnemonic comment 
137 210 323 13 a 30 
138 2 "1 "I J. ..1. 260 
1 39 21 2 100 
140 2 3 323 13a 45 
141  214 305 
142 215 100 
143 216 324 14 & 00 
144 217 200 
145 220 1 10 Set Channe l 1 
146 221 324 14 a l5 
147 222 225 
148 223 104 Reset Channe l l 
149 224 324 14 1 30 
150 225 260 
151 226 100 
152 227 324 14 a 45 
153 230 305 
154 231 100 
155 232 325 15 a 00 
156 233 200 
157 234 100 
158 235 325 15 a l5 
159 236 225 
160 237 100 
161  240 325 15 : 30 
162  241 260 
163  242 100 
164 243 325 1 5 s 45 
165 244 305 
1 66 245 100 
167 246 326 16 1 00 
168 247 200 
169 250 100 
170 251 326 16 1 15 
171  252 225 
172 253 100 
173 254 326 !6 1 30 
1 74 255 260 
175 256 100 
176 257 326 1 6 1 45 
177 260 305 
178 261 100 
93 
1702 READ ONLY MEMORY FOR CENTRAL PROCESS ING BOARD 
addre ss instruct. mnemonic comment 
179 262 327 17 1 00 
180 263 200 
181  264 100 
182 265 327 17 1 15 
183 266 225 
184 267 100 
185 270 327 17 1 30 
186 271 260 
1 87 272 100 
188 273 327 17 1 45 
189 274 305 
190 275 140 West and Intrusion set. 
191 276 330 18 : 00 
192 277 200 
193 300 100 
194 301 330 18 1 15 
195 302 225 
196 303 100 
197 304 330 18 1 30 
198 305 260 
199 306 100 
200 307 330 18 1 45 
201 310 305 
202 311  100 
203 312 331 19 : 00 
204 3 13  200 
205 314 100 
206 315 331 19 a l5  
207 316 225 
208 317 100 
209 320 331 19 1 30  
210 321 260 
2 1 1  322 100 
212  323 331 1 9 t 45 
213  324 305 
214 325 100 
215 326 34G 20 , 00 
216  327 200 
217 330 100 
94 
1702 READ ONLY MEMORY FOR CENTRAL PROCESS ING BOARD 
address instruct . mnemonic comment 
218 33 1 340 20 1 15 
219 332 225 
220 333 100 
221 334 340 20 & 30 
222 335 260 
223 336 100 
224 337 340 20 1 45 
225 340 305 
226 341 100 
227 342 341 21 1 00 
228 34 3  200 
229 344 100 
230 345 241 21 1 15 
231 346 225 
232 347 100 
233 350 24 1 21 1 30 
234 351 260 
235 352 100 
236 353 241 2 1 :45 
237 354 305 
238 355 100 
239 356 242 22 100 
240 357 200 
241 360 100 
242 361 300 00 1 00 Day Strobe 
243 362 200 
244 363 200 
245 364 107 7 1 45 Reset Intrusion 
m-F 
246 365 305 
247 366 020 
248 367 122 1 2 1 50 Re set Intrusion 
m-F 
249 370 320 
250 371 020 
251 372 000 
252 373 000 
253 374 000 
254 375 000 
255 376 000 











1702 READ ONLY MEMORY FOR CENTRAI.. PROCESS ING BOARD 
























In Port 1 
Out Port 10 
JMP 
In Fort 0 
Out Port 10 
JMP 
comment 
Input Port 1 
Output Port 8 
Jump back 
Address 
Input Port 0 





CODE TABLE AND BUS ORGANIZATION LISTS 
BACK PLANE INTERCONNECT LIST 
D isplay Board 
Pin 1. Ground 
2. Plus 4 . 3  volts 
3.  Plus side of ground disable 
4. Day code-D 
5 .  Day code-C 
6. Day code-B 
Over flow Board 
Pin 1. Ground 
2. Plus five volts 
3. Minus ten volts 
4. 60 Hz. from transformer 
5. 60 Hz. from transformer 
6. 60 Hz to timing board 
Timing Board 
Pin 1 .  Ground 
2.  Plus five volts 
3 .  l .. inus ten volts 
4 .  Day 
5. Day 
6 .  Day 
Central rocessing Unit Board 
Pin 1 .  Ground 
2 .  Plus five vol ts 
3.  Minus ten volts 
4. Day strobe 
5. · Westminster strobe 
Westminster Board 
Pin 1 .  Ground 
2. Plus five volt 
3. Start strobe 
4. 6. 3 volt A.C. 
5. 6. 3 volt A.C. 
6. No connection 
7. Day code-A 
8. PM low 
9. AM low 
10. Power out low 
11. Negative ground disable 
7. Day strobe input 
8 .  Activate display 
9 .  Activate display 
10. 'r eekend flag 
11. Outage status 
7 .  Day 
8 .  60 Hz. 
9 .  10 minute update 
10. AM low 
1 1 .  PM low 
7.  Reset intrus ion 
8. Set channel one 
9. Re5et channel one 
10. Set channel two 
11. Reset channel two 
7 .  No connection 
8. No con ection 
9. No connection 
10. No connection 
l l . No connection 
96 
BACK PLAUE INTERC0 NECT LIST 
· Intrusion Board 
Pin 1. Ground 
2. Plus five volts 
3. No connection 
4 .  Set intrusion 
5. Reset intrusion 
6 .  No connection 
Calendar Board 
Pin 1 .  Ground 
2. Plus five volts 
3.  Minus ten volts 
4 .  Day strobe 
5. Zodiac - D 
6. Zodiac - C 
Phase of  the Moon Board 
Pin 1 .  Ground 
2.  Plus five volts 
3. Minus ten volts 
4 .  10 minute update 
5. Zodiac Bit - 8 
6 .  Zodiac Bit - 4 
Power Board 
Pin 1. Ground 
2. Plus five volts 
3. No connection 
4. 6-3 volt A .C. 
5. 6-3 volt A .C. 
6. Set channel one 
Battery Board 
Pin 1. No connection 
2. Plus voltage 
3. No connection 
4 .  N o  connection 
5 .  No connection 
6. No connection 
7. No connection 
8. No connection 
9. No connection 
10 . No connection 
11 . No connection 
7 .  Zodiac - B 
8. Zodiac - A 
9 .  No  connection 
-10 . No connection 
1 1. Unprotected plus 
five volts 
7. Zodiac Bit - 2 
8. Zodiac Bit - 1 
9. No connection 
1 0 .  No connection 
11 . No connection 
7. Reset channel one 
8. Set channel t vo 
9 .  Reset ch�nnel two 
10. No connection 
1 1. No connection 
7. No connection 
8. No connection 
9. No connection 
10. No connection 
11. Minus voltage 
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DATA BUS ORGANIZATION FOR D ISPLAY BOARD 
DISPLAY CABLES 
Hour-minute cable 
Line 1 .  Minute Bit-1 Line 9. Hour Bit-1  
2. Minute Bit-2 10. Hour Bit-2 
3. Minute Bit-4 1 1 .  Hour Bit-4 
4 .  Minute Bit-8 12. Hour Bit-8 
5 .  10 minute Bit-1 13. 10 hour Bit-1 
6 .  10 minute Bit-2 14. 10 hour Bit-2 
7 .  10 minute Bit-4 15. No connection 
8 .  No connection 16. No connection 
Second cable  
Line 1 .  Second Bit-1 5 .  10 second Bit-1 
2 .  Second Bit-2 6 .  10 second Bit-2 
3 .  Second Bit-4 7. 10 second Bit-4 
4 .  Se ccnd Bit-8 8. 10 se cond Bit-8 
Day Cable 
Line 1 .  QD s9e d ay code table 
2. QC 
3 .  QB 
4 .  QA 
CODE FORMAT FOR DAY CODE 
Day Number Qd Qc Qb 
Tue sday 0 0 0 0 
Wednesday 1 0 0 0 
Thursday 2 0 0 l 
Friday 3 0 0 l 
Saturday 4 0 1 0 
Sunday 5 0 l 0 
Monday 9 1 0 0 











DATA BUS ORGA IZATION FOR T\'IELVE AND TWE TY FOlJR HOUR D ISPLAY 
Bit O .  12  hour mode BCD code of hour - 2 
1 .  1 2  hour mode BCD code of hour - 4 
2 .  1 2  hour mode BCD code of hour - 8 
3 .  12  hour mode BCD code of 10 hour - 1 
4 .  12  hour mode BCD code of 10 hour - 2 
5. A.Vi = low 
6 .  Lunch light 
7 .  Coffee break light 
8223 READ ONLY EMORY FOR TWELVE AND TWENTY FOUR HOUR DISPLAY 
address data comment 
1 .  000 300 00 - 00 ( 24 hour mode -
12  hour mode) 
2 .  001 300 01 - Cl  
3.  002 301 02 - 02 
4 .  003 301 03 - 03 
5. 004 302 04 - 04 
6 .  005 302 05 - 05 
7. 006 303 06 - 06 
8 .  007 303 07 - 07 
9. 010 304 08 - 08 
10 . 011  304 09 - 09 
11 . 012  1 10 10 - 10 
12. 013 310 11 - 1 1  
1 3. 014 251 12 - 12  
14. 015 340 13 - 01  
15. 016 141 14 - 02 
1 6 .  017 341 15 - 03 
17. 020 142 16 - 04 
18. 021 342 17 - 05 
19. 022 343 18 - 06 
20. 023 343 19 - 07 
21. 024 344 20 - 08 
22 . 025 344 21 - 09 
23. 026 350 22 - 10 
24. 027 350 23 - 1 1  
25. 030 X ( x = not u sed )  
26. 031 X 
27. 032 X 
28. 033 X 
29. 034 X 
30. 035 X 
31 . 036 X 
32 037 X 
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DATA BUS ORGANIZATION FOR CENTRAL PRCCESS I� G BOARD 
Ribbon Cab le for Real  Time Input to CPU Board 
Line 1 .  Week end 9. 10 minute strobe 
2 .  Week day 10. 10 minute Bit-4 
3 .  10  hour Bit-2 1 1 .  10 minute Bit-2 
4 .  1 0  hour Bit-1 12. 10 minute Bi t-1 
5. Hour Bit-8 13. Minute Bit-8 
6. Hour Bi t-4 14 . Minute Bit-4 
7 .  Hour Bit-2 15 . Minute Bit-2 
8. Hour Bit-1 16 . Minute Bit-1 
READ ONLY MEMORY DATA BUS CODE ORGANIZATION 
CPU COMMAND TABLE 
Fi:::-st Byte Second Byte 
Bit o .  Hour - 1 Bit O. Minute 1 
1 .  Hour - 2 1. Minute 2 
2 .  Hour - 4 2 .  Minute 4 
3 .  Hour - 8 3 .  Minute 8 
4 .  10 hour - 1 4 .  10 _minute 1 
t= 10 hour - 2 5. 10 TI1inute .... .  
6. Week Day 6 .  10 minute 4 
7 .  Week End 7.  Not used 
Third Byte 
Bit o .  Reset channel 2 
1 .  Set channel 2 
2.  Reset channel l 
3 .  Set channel 1 
4 .  Re set intrusion 
5. Set intrusion 
6. Westminster 
7 .  Day strobe 
DATA BUS ORGANIZATION FOR WESTMI STER BOARD 
VIESTMINSTER RIBBON CABLES 
Time Cable 
Hour Bit-8 Line 1 .  Minute Bit-4 5. 
2 .  Minute Bit-2 6 . Hour Bit-4 
3. Minute Bit-! 7. Hour Bit-2 
4 .  1 0  hour Bit-1 8. Hour Bit-1 
Boarci Inte rconnect Cable 
Line 1. 6 . 3 volt AC 9. ROM address A2 
2 .  6 . 3  volt AC 10 . ROM address A3 
3 .  8 OHM speaker 1 1 .  ROM address A4 
4 .  8 OHM speaker (GND) _ 12. To 74123 (mute ) 
5. Low start 13. From 7420 (mute ) 
6 .  High_ start 14 . Ground 
7 .  ROM address AO 15 . No connection 
8. ROM address Al 16 . No connection 
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DATA BUS ORGANIZATION FOR 8223 WESTMINSTER CONTROL READ ONLY MEMORY 
Bit o .  Quarter hour strike 
1 .  Ha l f  hour strike 
2 .  Three quarter strike 
3. Hour strike 
Bit 4-7 not used 




B5 B4 B3 B2 Bl  
E5 0 0 0 0 0 
E5 0 0 0 0 1 
D5 0 0 0 1 0 
C5# 0 0 0 1 1 
C5 0 0 1 0 0 
B4 0 0 1 1 0 
B4 0 0 1 1 1 
A4 0 1 0 0 0 
G4# 0 1 0 1 0 
G4 0 1 - 0 1 1 
F4# 0 1 1 0 1 
F4 0 1 l 1 1 
E4 1 0 0 0 0 
D4# 1 0 0 0 1 
D4 1 0 0 1 0 
C4# 1 0 0 1 1 
tt C " C4 1 0 1 0 0 
83 1 0 1 1 0 
B3 1 0 1 1 1 
A3 1 1 0 0 0 
G3# 1 1 0 1 0 
G3 1 1 0 1 1 
F3# 1 1 1 0 1 
F3 1 1 1 1 1 
MUTE 0 0 1 1 1 














































8223 READ ONLY MEMORY FOR WESTMINSTER MELODY 
address data comment hour strike 
1 .  000 041 E 076 
2 .  001 045 D 017 
3 .  002 051 C 076 
4 .  003 167 G 017 
5 .  004 017 mute 076 
6. 005 051 C 017 
7 .  006 041 E 076 
a .  007 045 D 017 
9 .  010 167 G 076 
10 . 011  017 mute 0 17 
1 1 .  012 051 C 076 
12.  013  045 o �  017 
13.  014 041 E 076 
14. 015 151 C 0 17 
15.  016 017 mute 076 
16 .  017 04 1  E 0 17 
17 .  020 051 C 076 
18 . 021 045 D 017 
19 .  022 167 G 076 
20 . 023 017 mute 017 
21 . 024 067 G 076 
22 . 025 045 D 017 
23 . 026 041 E 076 
24 . 027 151 C 017 
25 . 030 017 mute 017 
26 . 031 041 E 017 
27 . 032 045 D 017 
28 . 033 051 C 017 
29 . 034 167 G 017 
30 . 035 017 mute 017 
31 . 036 017 mute 017 
32 . 037 017 mute 017 
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8223 READ ONLY MEMORY FOR WESTMINSTER CONTROL CIRCUIT 
address  data comment 
1. 000 001 0001 
2. 001 001 0001 
3. 002 001 0001 ¾ hour 
4. 003 001 0001 
5. 004 001 0001 
6. 005 012 1010 
7 .  006 012 1010 
8. 007 012 1010 
9 .  010 012 1010 
10. 011 012 1010 ½ hour 
11. 012 012 1010 
12. 013 012 1010 
13. 014 012 1010 
14. 015 012 1010 
15. 016 012 1010 
16. 017 014 1100 
1 7. 020 014 1100 
18. 021 014 1100 
19. 022 014 1100 
20. 023 014 1100 
21. 024 014 1100 3/4 hour 
22. 025 014 1100 
23. 026 014 1100 
24. 027 014 1100 
25. 030 014 1100 
26. 031 004 0100 
27. 032 004 0100 
28. 033 004 0100 
29 . 034 004 0100 
30. 035 004 0100 
31. 036 000 0000 
32. 037 000 0000 
READ ONLY MEMORY DATA BUS ORGANIZATION 
Calendar Look Up Table 
Least Signi ficant Byte (month and day) 
Bit 1. Day Bit-1 
2. Day Bit-2 
3. Day Bit-4 
4. Day Bit-8 
5. 10 Day Bit-1 
6. 10 Day Bit-2 
7. Month Bit-1 
8. Month Bit-2 
Most Significant Byte (Zodiac and month) 
Bit 1. Month Bit-4 
2. Month Bit-8 
3 .  10 Month Bit-1 
4. Reset Bit 1 = Feb. 29 or ·end of  year 
5. Zodiac Bit-1 
6. Zodiac Bit-2 
7. Zodiac Bit-4 
a. Zodiac Bit-8 
105 
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1702 READ O LY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most • signi ficant signi ficant 
addre ss Byte data comments Byte d ata 
1. 000 101 Jan. 1 240 
2. 001 102 2 240 
3. 002 103 3 240 
4 .  003 104 4 240 
5 .  004 105 5 240 
6. 005 106 6 240 
7. 006 107 7 240 
8 .  007 110  8 240 
9. 010 1 1 1  9 240 
10. 011  120 10 240 
1 1 .  012 121  11  240 
1 2. 013  122 12 240 
1 3. 014 123 13 240 
14. 015 124 14 240 
15 .  016  125 15 240 
16. 017 126 16 240 
1 7  e 020 127 17 240 
1 8. 021 130 18 240 
19. 022 1 31 19 240 
20. 023 140 20 Aquarius 260 
21. 024 141 21 260 
22. 025 142 22 260 
23. 026 143 23 260 
24 . 027 144 24 260 
25. 030 145 25 260 
26. 031 146 26 260 
27 � 032 147 27 260 
28. 033 150 28 260 
29 . 034 151 �9 '260 
30 . 035 160 30 260 
31. 036 16 1  31 260 
32. 037 201 Feb .  1 260 
33 . 0 0 202 2 260 
34. 041 203 3 260 
35. 042 204 4 260 
36. 043 205 5 260 
37 . 044 206 6 260 
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1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
significant significant 
address Byte d ata comments Byte data 
38 . 045 207 Feb. 7 260 
39. 046 210 8 
260 
40 . 047 211 9 
260 
41. 050 220 10 
260 
42 . 051 221 1 1  
260 
43. 052 222 1 2  
260 
44 . 053 223 13 260 
45 . 054 224 14 
260 
46. 055 225 15 
260 
47 . 056 226 16  
260 
48 . 057 227 17 
260 
49 . 060 230 18 
260 
50 . 061 231 19 
Pisce s 300 
5 1 .  062 240 20 
300 
52. 063 241 21  
300 
53 .  064 242 22 
300 
54. 065 243 23 
300 
55 . 066 244 24 
300 
56 . 067 245 25 
300 
57 . 070 246 26 
300 
58 . 071 247 27 
300 
59 . 072 250 28 
300 
60 . 073 251 29 , 
re set 310 
61. 074 301 Mar. 1 
300 
62. 075 302 
2 300 
63.  076 303 
3 300 
64. 077 304 
4 300 
65 . 100 305 
5 300 
66. 101 306 
6 300 
67. 102 307 
7 300 
68. 103 310 
8 300 
69 . 104 311 
9 300 
70 . 105 320 
J O  300 
7 1 .  106 321 
1 1  300 
72 . 107 322 1
2  300 
73 .  110 323 
- 13 300 
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1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARLJ 
least Byte 
significant significant 
address Byte data comments Byte data 
74. 1 1 1  324 Mar. 14 300 
75 .  1 12  325 15 · 300 
76 . 1 13 326 16  300 
77 . 1 14 327 17  300 
78 . 1 15 330 1 8  300 
79 . 1 16 331 19 300 
so . 1 17 340 20 300 
8 1 .  120 341 21 Aries 020 
82 . 121 342 22 020 
83.  122 343 23 020 
84 . 123 344 24 020 
85 . 124 345 25 020 
86 . 125 346 26 020 
87 . 126 347 27 020 
88 . 127 350 28 020 
89 . 130 351 29 020 
90 . 131 360 30 020 
9 1 .  132 361 3 1 020 
92. 133 001 Ap1· . 1 021 
93.  134 002 2 021 
94 . 135 003 3 021 
95 . 136 004 4 021 
96 . 137 005 5 021 
97 . 140 006 6 021 
98 . 141 007 7 021 
99 . 142 010 8 021 
100 . 143 011  9 021 
101 . 144 020 10 021 
102 . 145 021 1 1  021 
103.  146 022 1 2  021 
104 . 147 023 13 021 
105 . 150 024 14 021 
106 . 151 025 15 021 
107 . 152 026 1 6  021 
108 . 153 027 17 021 
109 . 154 030 18 021 
1-)') 
1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
significant significant 
cddress  Byte data comments 
Byte data 
1 10. 155 031 Apr. 19 
021 
111 .  156 040 20 Taurus 
041 
112. 157 041 21 
041 
1 1 3. 160 042 22 
041 
114. 161 043 23 
041 
1 15. 162 044 24 
041 
1 16. 163 045 25 
041 
1 11. 164 046 
26 041 
1 18. 165 047 
27 041  
119. 166 050 
28 041 
120. 167 051 
29 041 
121. 170 060 3
0 041 
122. 171 101 
t.ia 1 041 
123. 172 102 
2 041 
124. 173 103 
3 041 
125. 174 104 
4 041 
126. 175 105 
5 041 
121. 176 106 
6 041 
128 .  177 107 
7 041 
129. 200 1 10 
8 041 
130 .  201 1 1 1  
9 041 
131. 202 120 
10 041 
132. 203 121 
1 1  041 
133.  204 122 
12 041 
1 34 .  205 123 
13 041 
135. 206 124 
14 041 
136. 207 125 
15 041 
137. 210 126 
16 041 
138. 211 127 
17 041 
139.  212 130 
18 041 
140. 213 131 
19 041 
141. 214 140 
20 041 
142. 215 141 
21  Gemir.i 061 
143. 216 142 
22 061 
144. 217 143 
23 061 




1702 READ ONLY MEMORY LOOK UP TA9LE FOR CALENDAR BOARD 
least most 
significant significant 
addre ss Byte data comments Byte data 
146 . 221 145 May 25 061 
147 . 222 146 26 061 
148. 223 147 27 061 
149. 224 150 28 061 
150. 225 151 29 061 
151. 226 160 30 061 
152. 227 161 31 061 
153. 230 201 June 1 061 
154 . 231 202 2 061 
155. 232 203 3 061 
156. 233 204 4 061 
157.  234 205 5 061 
158. 235 206 6 061 
159. 236 207 7 061 
160 �  237 210 8 061 
161. 240 211 9 061 
162. 241 220 10 061 
163. 242 221 1 1  061 
164 .  243 222 12 061 
165. 244 223 13 061 
166. 245 224 14 061 
167. 246 225 15 061 
168. 247 226 16  061 
1 69 .  250 227 17 061 
170 .  251 230 18 061 
171. 252 231 19 061 
172. 253 240 20 061 
173. 254 241 21  061 
174. 255 242 22 Cancer 101 
175 . 256 243 23 101 
176. 257 244 24 101 
177. 260 245 25 101 
178. 261 246 26 101 
179 . 262 247 27 101 
180. 263 250 28 101 
181 . 264 251 29 101 
111 
1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
significant significant 
address Byte data comments Byte data 
182. 265 260 June 30 
101 
183. 266 301 July 1 
101 
184. 267 302 2 
101 
185. 270 303 
3 101 
186. 271 304 4 
101 
187. 272 305 5 
101 
188. 273 306 6 
101 
189. 274 307 7 
101 
190. 275 310 8 
101 
191.  276 3 1 1  9 
101 
192. 277 320 1
0 101 
193. 300 321 1 1  
101 
194. 301 322 12  
101 
195. 302 323 
1 3  101 
196. 303 324 1
4 101 
197. 304 325 15
 101 
198. 305 326 16 
101 
199. 306 327 17 
101 
200. 307 330 18 
101 
20 1.  310 331 
19 101 
202 .. 311  340 
20 101 
203. 312 341 
21 101 
204. 313 342 
22 101 
205. 314 343 
23 Leo 121 
206. 315 344 
24 121 
207. 316 345 
25 121 
208. 317 346 
26 121 
209. 320 347 
27 121 
210. 321 350 
28 121 
21 1. 322 351 
29 121 
212. 323 360 
30 121 
213. 324 361 
31  121 
214. 325 001 
Aug.  l 122 
215 326 002 
2 122 
216. 327 003 
3 122 
211.  330 004 
4 122 
112 
1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
significant significant 
address Byte data comments Byte data 
218. 331 005 Aug . 5 122 
219. 332 006 6 122 
220. 333 007 7 122 
221 . 334 010 8 122
 
222. 335 011 9 12
2 
223. 336 020 10 
122 
224. 337 021 1 1  122 
225. 340 022 1 2  
122 
226. 341 023 13 
122 
221 .  342 024 14 
122 
228. 343 025 15 
122 
229. 344 026 16 
122 
230. 345 027 17 
122 
231. 346 030 18 
1 22 
232. 347 031 19 
122 
233. 350 040 20 
122 
234. 351 041 21 
1 22 
235. 352 042 22 
122 
236. 353 043 23 Virgo 
142 
237. 354 044 24 
142 
238. 355 045 25 
142 
239. 356 046 26 
142 
240. 357 047 27
 142 
24 1. 360 050 28 
142 
242. 361 051 
29 142 
243. 362 060 
30 142 
244. 363 061 31 
142 
245. 364 101 Sept. 
1 142 
2460 365 102 
2 142 
247. 366 103 
3 142 
248. 367 104 
4 142 
249 .  370 105 
5 142 
250. 371 106 
6 142 
251. 372 107 
7 142 
252. 373 1 10 
8 142 
253. 374 1 1 1  
9 142 
1 13 
1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
signifi cant significant 
address Byte data comments Byte data 
254. 375 120 Sept. 10 142 
255. 376 121 1 1  142 
256. 377 122 1 2  142 
257. 000 123 1 3  142 
258. 001 124 14 142 
259 . 002 125 15 142 
260. 003 126 16  142 
261. 004 127 17 142 
· 262. 005 130 18 142 
263 .  006 131 19 142 
264. 007 140 20 142 
265. 010 141 21 142 
266 .  0 1 1  142 22 142 
267. 012  143 23 Libra 162 
268. 013 144 24 162 
269. 014 145 25 162 
270. 015 146 26 162 
271. 016 147 27 162 
272. 017 150 28 162 
273. 020 151 29 1 62 
274. 021 160 30 162 
275. 022 001 Oct. 1 164 
276 . 023 002 2 164 
277. 024 003 3 164 
278. 025 004 4 164 
279 . 026 005 5 164 
280. 027 006 6 164 
281. 030 007 7 164 
282. 031 0 10 8 164 
283. 032 01 1 9 164 
284. 033 020 10 164 
285. 034 021 1 1  164 
286. 035 022 12 164 
287. 036 023 1 3  164 
288. 037 024 14 164 
289 . 040 025 15 164 
1 14 
1702 READ ONLY MEMORY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
s ignificant signi ficant 
address Byte data comments Byte data 
290. 041 026 Oct. 1 6  164 
291 .  042 027 17 164 
292. 043 030 18 164 
293 .  044 031 19 164 
294. 045 040 20 164 
295. 046 041 21 164 
296. 047 042 22 164 
297 . 050 043 23 164
 
298 . 051 044 24 Scorpious 204 
299. 052 045 25 204 
300. 053 046 26 20
4 
301 . 054 047 27 
204 
302 . 055 050 28 
204 
303. 056 051 29 
204 
304 . 057 060 30 
204 
305 . 060 061 31 
204 
306 . 061 101 Nov . 1 204 
307. 062 102 2 
204 
308 . 063 103 3 
204 
309 . 064 104 4 
204 
310 . 065 105 5 
204 
31 1 . 066 106 6 
204 
31 2 .  067 107 7 
204 
31 3 .  070 1 10 8 
204 
314. 071 111  9 
204 
315 . 072 120 10 
204 
316 .  073 121 1 1  
204 
317 . 074 122 1 2  
204 
318 . 075 123 1 3  
204 
319 . 076 124 14 
204 
320 . 077 125 15  
204 
321 . 100 126 16 
204 
322. 101 127 17 
204 
323 102 130 18 
204 
324 . 103 131 1
9 204 
325 . 104 140 20
 204 
326. 105 141 21  
204 
327. 106 142 22
 Sagittar- 224 
328. 107 143 2
3 ius 224 
115 
1702 READ ONLY LOOK UP TABLE FOR CALENDAR BOARD 
least most 
significant significa. j-t 
address  Byte data comments Byte data 
329 . 1 10 144 Nov. 24 224 
330. 1 1 1  145 25 224 
331. 1 12 146 26 224 
332. 1 13 147 27 224 
333. 1 14 150 28 224 
334. 1 15 151 29 224 
335. 1 16 160 30 224 
336. 117 201 Dec. 1 224 
337. 120 202 2 224 
338. 121 203 3 224 
339. 122 204 4 224 
340. 123 205 5 224 
341 �  124 206 6 224 
342. 125 207 7 224 
343. 126 210 8 224 
344 .27 211  9 224 
345. 130 220 10 224 
346. 131 221 1 1  224 
347. 1 32 222 1 2  224 
348. 133 223 13 224 
349 . 1 34  224 14 224 
350. 1 35  225 15 224 
351 0 136 226 16  224 
352. 137 227 17 224 
353. 140 230 18 224 
354. 141 231 19 224 
355 .  142 240 20 224 
356 . 143 241 21 224 
357 . 144 242 22 Capri- 244 
358. 145 243 23 cornus 244 
359. 146 244 24 244 
360. 147 245 25 244 
361. 150 246 26 244 
362. 151 247 27 244 
363. 152 250 28 244 
364. 153 251 29 244 
365. 154 260 30 
- 244 
366. 155 261 31 244 
367. 156 262 Re set 254 
6 
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